| 数据搜索系统,热门电子元器件搜索 |
|
TMS320C6726BRFP300 数据表(PDF) 97 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320C6726BRFP300 数据表(HTML) 97 Page - Texas Instruments |
|
97 / 118 page ![]() 4.15.3 I2C Electrical Data/Timing 4.15.3.1 Inter-Integrated Circuit (I2C) Timing TMS320C6727B, TMS320C6726B, TMS320C6722B, TMS320C6720 Floating-Point Digital Signal Processors www.ti.com SPRS370E – SEPTEMBER 2006 – REVISED JULY 2008 Table 4-36 and Table 4-37 assume testing over recommended operating conditions (see Figure 4-38 and Figure 4-39). Table 4-36. I2C Input Timing Requirements NO. MIN MAX UNIT Standard Mode 10 1 tc(SCL) Cycle time, I2Cx_SCL µs Fast Mode 2.5 Standard Mode 4.7 Setup time, I2Cx_SCL high before I2Cx_SDA 2 tsu(SCLH-SDAL) µs low Fast Mode 0.6 Standard Mode 4 3 th(SCLL-SDAL) Hold time, I2Cx_SCL low after I2Cx_SDA low µs Fast Mode 0.6 Standard Mode 4.7 4 tw(SCLL) Pulse duration, I2Cx_SCL low µs Fast Mode 1.3 Standard Mode 4 5 tw(SCLH) Pulse duration, I2Cx_SCL high µs Fast Mode 0.6 Standard Mode 250 6 tsu(SDA-SCLH) Setup time, I2Cx_SDA before I2Cx_SCL high ns Fast Mode 100 Standard Mode 0 7 th(SDA-SCLL) Hold time, I2Cx_SDA after I2Cx_SCL low µs Fast Mode 0 0.9 Standard Mode 4.7 8 tw(SDAH) Pulse duration, I2Cx_SDA high µs Fast Mode 1.3 Standard Mode 1000 9 tr(SDA) Rise time, I2Cx_SDA ns Fast Mode 20 + 0.1Cb 300 Standard Mode 1000 10 tr(SCL) Rise time, I2Cx_SCL ns Fast Mode 20 + 0.1Cb 300 Standard Mode 300 11 tf(SDA) Fall time, I2Cx_SDA ns Fast Mode 20 + 0.1Cb 300 Standard Mode 300 12 tf(SCL) Fall time, I2Cx_SCL ns Fast Mode 20 + 0.1Cb 300 Standard Mode 4 Setup time, I2Cx_SCL high before I2Cx_SDA 13 tsu(SCLH-SDAH) µs high Fast Mode 0.6 Standard Mode N/A 14 tw(SP) Pulse duration, spike (must be suppressed) ns Fast Mode 0 50 Standard Mode 400 15 Cb Capacitive load for each bus line pF Fast Mode 400 Table 4-37. I2C Switching Characteristics(1) NO. PARAMETER MIN MAX UNIT Standard Mode 10 16 tc(SCL) Cycle time, I2Cx_SCL µs Fast Mode 2.5 Standard Mode 4.7 Setup time, I2Cx_SCL high before I2Cx_SDA 17 tsu(SCLH-SDAL) µs low Fast Mode 0.6 Standard Mode 4 18 th(SDAL-SCLL) Hold time, I2Cx_SCL low after I2Cx_SDA low µs Fast Mode 0.6 (1) I2C must be configured correctly to meet the timings in Table 4-37. Submit Documentation Feedback Peripheral and Electrical Specifications 97 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |