LPC2157 datasheet(8/45 Pages) NXP

8 / 45 page

LPC2157_2158_2

Product data sheet

Rev. 02 — 9 February 2009

8 of 45

NXP Semiconductors

LPC2157/2158

Single-chip 16-bit/32-bit microcontrollers

P0[27]/AD0[0]/

CAP0[1]/MAT0[1]

99[7]

I/O

P0[27] — General purpose input/output digital pin (GPIO).

AD0[0] — ADC 0, input 0. This analog input is always connected to its pin.

CAP0[1] — Capture input for Timer 0, channel 1.

MAT0[1] — Match output for Timer 0, channel 1.

P0[28]/AD0[1]/

CAP0[2]/MAT0[2]

1[4]

I/O

P0[28] — General purpose input/output digital pin (GPIO).

AD0[1] — ADC 0, input 1.

CAP0[2] — Capture input for Timer 0, channel 2.

MAT0[2] — Match output for Timer 0, channel 2.

P0[29]/AD0[2]/

CAP0[3]MAT0[3]

2[4]

I/O

P0[29] — General purpose input/output digital pin (GPIO).

AD0[2] — ADC 0, input 2.

CAP0[3] — Capture input for Timer 0, channel 3.

MAT0[3] — Match output for Timer 0, channel 3.

P0[30]/AD0[3]/

EINT3/CAP0[0]

3[4]

I/O

P0[30] — General purpose input/output digital pin (GPIO).

AD0[3] — ADC 0, input 3.

EINT3 — External interrupt 3 input.

CAP0[0] — Capture input for Timer 0, channel 0.

P0[31]

5[6]

P0[31] — General purpose output only digital pin.

P1[0] to P1[31]

I/O

Port 1: Port 1 is a 32-bit bidirectional I/O port with individual direction controls

for each bit. The operation of port 1 pins depends upon the pin function

selected via the pin connect block. Pins 0 through 15 and 18 through 24 of

port 1 are not available.

P1[16]

4[6]

I/O

P1[16] — General purpose input/output digital pin (GPIO).

P1[17]

100[6]

I/O

P1[17] — General purpose input/output digital pin (GPIO).

P1[25]/EXTIN0

16[6]

I/O

P1[25] — General purpose input/output digital pin (GPIO).

EXTIN0 — External Trigger Input. Standard I/O with internal pull-up.

P1[26]/RTCK

12[6]

I/O

P1[26] — General purpose input/output digital pin (GPIO).

I/O

RTCK — Returned Test Clock output. Extra signal added to the JTAG port.

Assists debugger synchronization when processor frequency varies.

Bidirectional pin with internal pull-up.

Note: LOW on RTCK while RESET is LOW enables pins P1[31:26] to operate

as Debug port after reset.

P1[27]/TDO

90[6]

I/O

P1[27] — General purpose input/output digital pin (GPIO).

TDO — Test Data out for JTAG interface.

P1[28]/TDI

86[6]

I/O

P1[28] — General purpose input/output digital pin (GPIO).

TDI — Test Data in for JTAG interface.

P1[29]/TCK

82[6]

I/O

P1[29] — General purpose input/output digital pin (GPIO).

TCK — Test Clock for JTAG interface. This clock must be slower than 1

⁄6 of the

CPU clock (CCLK) for the JTAG interface to operate.

P1[30]/TMS

78[6]

I/O

P1[30] — General purpose input/output digital pin (GPIO).

TMS — Test Mode Select for JTAG interface.

P1[31]/TRST

8[6]

I/O

P1[31] — General purpose input/output digital pin (GPIO).

TRST — Test Reset for JTAG interface.

Table 2.

Pin description LPC2157 …continued

Symbol

Type

Description

LPC2157 数据表(PDF) 8 Page - NXP Semiconductors

LPC2157 数据表(HTML) 8 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

数据表下载