数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M24LR64-R_1004 数据表(PDF) 30 Page - STMicroelectronics

部件名 M24LR64-R_1004
功能描述  64 Kbit EEPROM with password protection & dual interface: 400kHz I²C serial bus & ISO 18000-3 mode 1 RF protocol at 13.56MHz
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M24LR64-R_1004 数据表(HTML) 30 Page - STMicroelectronics

Back Button M24LR64-R_1004 Datasheet HTML 26Page - STMicroelectronics M24LR64-R_1004 Datasheet HTML 27Page - STMicroelectronics M24LR64-R_1004 Datasheet HTML 28Page - STMicroelectronics M24LR64-R_1004 Datasheet HTML 29Page - STMicroelectronics M24LR64-R_1004 Datasheet HTML 30Page - STMicroelectronics M24LR64-R_1004 Datasheet HTML 31Page - STMicroelectronics M24LR64-R_1004 Datasheet HTML 32Page - STMicroelectronics M24LR64-R_1004 Datasheet HTML 33Page - STMicroelectronics M24LR64-R_1004 Datasheet HTML 34Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 126 page
background image
I2C device operation
M24LR64-R
30/126
Doc ID 15170 Rev 9
5.5
Memory addressing
To start communication between the bus master and the slave device, the bus master must
initiate a Start condition. Following this, the bus master sends the device select code, shown
in Table 2 (on Serial Data (SDA), most significant bit first).
The device select code consists of a 4-bit device type identifier, and a 3-bit Chip Enable
“Address” (E2, E1, E0). To address the memory array, the 4-bit device type identifier is
1010b.
Up to four memory devices can be connected on a single I2C bus. Each one is given a
unique 2-bit code on the Chip Enable (E0, E1) inputs. When the device select code is
received, the device only responds if the Chip Enable Address is the same as the value on
the Chip Enable (E0, E1) inputs.
The 8th bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations.
If a match occurs on the device select code, the corresponding device gives an
acknowledgment on Serial Data (SDA) during the 9th bit time. If the device does not match
the device select code, it deselects itself from the bus, and goes into Standby mode.
Figure 10.
Write mode sequences with I2C_Write_Lock bit = 1 (data write inhibited)
Table 15.
Operating modes
Mode
RW bit
Bytes
Initial sequence
Current Address Read
1
1
Start, device select, RW = 1
Random Address Read
0
1
Start, device select, RW = 0, Address
1
reStart, device select, RW = 1
Sequential Read
1
 1
Similar to Current or Random Address Read
Byte Write
0
1
Start, device select, RW = 0
Page Write
0
 4 bytes
Start, device select, RW = 0
Byte Write
Dev select
Byte address
Byte address
Data in
Page Write
Dev select
Byte address
Byte address
Data in 1
Data in 2
AI15115
Page Write
(cont'd)
Data in N
ACK
ACK
ACK
NO ACK
R/W
ACK
ACK
ACK
NO ACK
R/W
NO ACK
NO ACK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com