M24LR64-R_1004 datasheet(49/126 Pages) STMICROELECTRONICS

部件名	M24LR64-R_1004

功能描述	64 Kbit EEPROM with password protection & dual interface: 400kHz I²C serial bus & ISO 18000-3 mode 1 RF protocol at 13.56MHz

PDF	126 Pages

Scroll/Zoom	100%

制造商	STMICROELECTRONICS [STMicroelectronics]

网页	http://www.st.com

标志

49 / 126 page

M24LR64-R

Bit representation and coding

Doc ID 15170 Rev 9

49/126

11.2

Bit coding using two subcarriers

11.3

High data rate

A logic 0 starts with 8 pulses at 423.75 kHz (fC/32) followed by 9 pulses at 484.28 kHz

(fC/28) as shown in Figure 31. For the Fast commands, the x2 mode is not available.

Figure 31.

Logic 0, high data rate

A logic 1 starts with 9 pulses at 484.28 kHz (fC/28) followed by 8 pulses at 423.75 kHz

(fC/32) as shown in Figure 32. For the Fast commands, the x2 mode is not available.

Figure 32.

Logic 1, high data rate

11.4

Low data rate

A logic 0 starts with 32 pulses at 423.75 kHz (fC/32) followed by 36 pulses at 484.28 kHz

(fC/28) as shown in Figure 33. For the Fast commands, the x2 mode is not available.

Figure 33.

Logic 0, low data rate

A logic 1 starts with 36 pulses at 484.28 kHz (fC/28) followed by 32 pulses at 423.75 kHz

(fC/32) as shown in Figure 34. For the Fast commands, the x2 mode is not available.

Figure 34.

Logic 1, low data rate

37.46µs

ai12074

37.46µs

ai12073

149.84µs

ai12072

149.84µs

ai12075

M24LR64-R_1004 数据表(PDF) 49 Page - STMicroelectronics

M24LR64-R_1004 数据表(HTML) 49 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载