数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

P89LPC9211FDH 数据表(PDF) 39 Page - NXP Semiconductors

部件名 P89LPC9211FDH
功能描述  8-bit microcontroller with accelerated two-clock 80C51 core 2 kB/4 kB/8 kB 3 V byte-erasable flash with 8-bit ADC
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

P89LPC9211FDH 数据表(HTML) 39 Page - NXP Semiconductors

Back Button P89LPC9211FDH Datasheet HTML 35Page - NXP Semiconductors P89LPC9211FDH Datasheet HTML 36Page - NXP Semiconductors P89LPC9211FDH Datasheet HTML 37Page - NXP Semiconductors P89LPC9211FDH Datasheet HTML 38Page - NXP Semiconductors P89LPC9211FDH Datasheet HTML 39Page - NXP Semiconductors P89LPC9211FDH Datasheet HTML 40Page - NXP Semiconductors P89LPC9211FDH Datasheet HTML 41Page - NXP Semiconductors P89LPC9211FDH Datasheet HTML 42Page - NXP Semiconductors P89LPC9211FDH Datasheet HTML 43Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 74 page
background image
P89LPC92X1_1
© NXP B.V. 2009. All rights reserved.
Preliminary data sheet
Rev. 01 — 16 April 2009
39 of 74
NXP Semiconductors
P89LPC9201/9211/922A1/9241/9251
8-bit microcontroller with 8-bit ADC
7.22.9 Transmit interrupts with double buffering enabled (modes 1, 2 and 3)
Unlike the conventional UART, in double buffering mode, the TI interrupt is generated
when the double buffer is ready to receive new data.
7.22.10 The 9th bit (bit 8) in double buffering (modes 1, 2 and 3)
If double buffering is disabled TB8 can be written before or after SBUF is written, as long
as TB8 is updated some time before that bit is shifted out. TB8 must not be changed until
the bit is shifted out, as indicated by the TI interrupt.
If double buffering is enabled, TB8 must be updated before SBUF is written, as TB8 will
be double-buffered together with SBUF data.
7.23 I2C-bus serial interface
The I2C-bus uses two wires (SDA and SCL) to transfer information between devices
connected to the bus, and it has the following features:
Bidirectional data transfer between masters and slaves
Multi master bus (no central master)
Arbitration between simultaneously transmitting masters without corruption of serial
data on the bus
Serial clock synchronization allows devices with different bit rates to communicate via
one serial bus
Serial clock synchronization can be used as a handshake mechanism to suspend and
resume serial transfer
The I2C-bus may be used for test and diagnostic purposes.
A typical I2C-bus configuration is shown in Figure 11. The
P89LPC9201/9211/922A1/9241/9251 device provides a byte-oriented I2C-bus interface
that supports data transfers up to 400 kHz.
Fig 11. I2C-bus configuration
OTHER DEVICE
WITH I2C-BUS
INTERFACE
SDA
SCL
RP
RP
OTHER DEVICE
WITH I2C-BUS
INTERFACE
P1.3/SDA
P1.2/SCL
P89LPC9201/9211/
922A1/9241/9251
I2C-bus
002aae430



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com