数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADT7420UCPZ-R2 数据表(PDF) 15 Page - Analog Devices

部件名 ADT7420UCPZ-R2
功能描述  짹0.25째C Accurate, 16-Bit Digital I2C Temperature Sensor
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADT7420UCPZ-R2 数据表(HTML) 15 Page - Analog Devices

Back Button ADT7420UCPZ-R2 Datasheet HTML 11Page - Analog Devices ADT7420UCPZ-R2 Datasheet HTML 12Page - Analog Devices ADT7420UCPZ-R2 Datasheet HTML 13Page - Analog Devices ADT7420UCPZ-R2 Datasheet HTML 14Page - Analog Devices ADT7420UCPZ-R2 Datasheet HTML 15Page - Analog Devices ADT7420UCPZ-R2 Datasheet HTML 16Page - Analog Devices ADT7420UCPZ-R2 Datasheet HTML 17Page - Analog Devices ADT7420UCPZ-R2 Datasheet HTML 18Page - Analog Devices ADT7420UCPZ-R2 Datasheet HTML 19Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 24 page
background image
Preliminary Technical Data
ADT7420
Rev. PrA | Page 15 of
THIGH SETPOINT REGISTERS
The THIGH setpoint MSB and THIGH setpoint LSB registers store
the overtemperature limit value. An overtemperature event
occurs when the temperature value stored in the temperature
value register exceeds the value stored in this register. The INT
pin is activated if an overtemperature event occurs. The temper-
ature is stored in twos complement format with the MSB being
the temperature sign bit.
When reading from this register, the eight MSBs (Bit 15 to Bit 8)
are read first from Register Address 0x04 and then the eight
LSBs (Bit 7 to Bit 0) are read from Register Address 0x05. Only
Register Address 0x04 (THIGH setpoint MSB) needs to be loaded
into the address pointer register because the address pointer
autoincrements to Register Address 0x05 (THIGH setpoint LSB).
The default setting for the THIGH setpoint is 64°C.
TLOW SETPOINT REGISTERS
The TLOW setpoint MSB and TLOW setpoint LSB registers store
the undertemperature limit value. An undertemperature event
occurs when the temperature value stored in the temperature
value register is less than the value stored in this register. The
INT pin is activated if an undertemperature event occurs. The
temperature is stored in twos complement format with the MSB
being the temperature sign bit.
When reading from this register, the eight MSBs (Bit 15 to
Bit 8) are read first from Register Address 0x06 and then the
eight LSBs (Bit 7 to Bit 0) are read from Register Address 0x07.
Only Register Address 0x06 (TLOW setpoint MSB) needs to be
loaded into the address pointer register as the address pointer
autoincrements to Register Address 0x07 (TLOW setpoint LSB).
The default setting for the TLOW setpoint is 10°C.
TCRIT SETPOINT REGISTERS
The TCRIT setpoint MSB and TCRIT setpoint LSB registers store
the critical overtemperature limit value. A critical overtempe-
rature event occurs when the temperature value stored in the
temperature value register exceeds the value stored in this
register. The CT pin is activated if a critical overtemperature
event occurs. The temperature is stored in twos complement
format with the MSB being the temperature sign bit.
When reading from this register, the eight MSBs (Bit 15 to Bit 8)
are read first from Register Address 0x08 and then the eight
LSBs (Bit 7 to Bit 0) are read from Register Address 0x09. Only
Register Address 0x08 (TCRIT setpoint MSB) needs to be loaded
into the address pointer register because the address pointer
autoincrements to Register Address 0x09 (TCRIT setpoint LSB).
The default setting for the TCRIT limit is 147°C.
Table 12. THIGH Setpoint MSB Register (Register Address 0x04)
Bit
Default Value
Type
Name
Description
[15:8]
0x20
R/W
T
HIGH MSB
MSBs of the overtemperature limit, stored in twos complement format.
Table 13. THIGH Setpoint LSB Register (Register Address 0x05)
Bit
Default Value
Type
Name
Description
[7:0]
0x00
R/W
T
HIGH LSB
LSBs of the overtemperature limit, stored in twos complement format.
Table 14. TLOWSetpoint MSB Register (Register Address 0x06)
Bit
Default Value
Type
Name
Description
[15:8]
0x05
R/W
T
LOW MSB
MSBs of the undertemperature limit, stored in twos complement format.
Table 15. TLOWSetpoint LSB Register (Register Address 0x07)
Bit
Default Value
Type
Name
Description
[7:0]
0x00
R/W
T
LOW LSB
LSBs of the undertemperature limit, stored in twos complement format.
Table 16. TCRIT Setpoint MSB Register (Register Address 0x08)
Bit
Default Value
Type
Name
Description
[15:8]
0x49
R/W
T
CRIT MSB
MSBs of the critical overtemperature limit, stored in twos complement format.
Table 17. TCRIT Setpoint LSB Register (Register Address 0x09)
Bit
Default Value
Type
Name
Description
[7:0]
0x80
R/W
T
CRIT LSB
LSBs of the critical overtemperature limit, stored in twos complement format.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com