数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PIC18F23K20-E/ML 数据表(PDF) 49 Page - Microchip Technology

部件名 PIC18F23K20-E/ML
功能描述  28/40/44-Pin Flash Microcontrollers with nanoWatt XLP Technology
PDF  456 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

PIC18F23K20-E/ML 数据表(HTML) 49 Page - Microchip Technology

Back Button PIC18F23K20-E/ML Datasheet HTML 45Page - Microchip Technology PIC18F23K20-E/ML Datasheet HTML 46Page - Microchip Technology PIC18F23K20-E/ML Datasheet HTML 47Page - Microchip Technology PIC18F23K20-E/ML Datasheet HTML 48Page - Microchip Technology PIC18F23K20-E/ML Datasheet HTML 49Page - Microchip Technology PIC18F23K20-E/ML Datasheet HTML 50Page - Microchip Technology PIC18F23K20-E/ML Datasheet HTML 51Page - Microchip Technology PIC18F23K20-E/ML Datasheet HTML 52Page - Microchip Technology PIC18F23K20-E/ML Datasheet HTML 53Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 456 page
background image
 2010 Microchip Technology Inc.
DS41303G-page 49
PIC18F2XK20/4XK20
3.5.4
EXIT WITHOUT AN OSCILLATOR
START-UP DELAY
Certain exits from power-managed modes do not
invoke the OST at all. There are two cases:
• PRI_IDLE mode, where the primary clock source
is not stopped and
• the primary clock source is not any of the LP, XT,
HS or HSPLL modes.
In these instances, the primary clock source either
does not require an oscillator start-up delay since it is
already running (PRI_IDLE), or normally does not
require an oscillator start-up delay (RC, EC, INTOSC,
and INTOSCIO modes). However, a fixed delay of
interval TCSD following the wake event is still required
when leaving Sleep and Idle modes to allow the CPU
to prepare for execution. Instruction execution resumes
on the first clock cycle following this delay.
TABLE 3-3:
EXIT DELAY ON WAKE-UP BY RESET FROM SLEEP MODE OR ANY IDLE MODE
(BY CLOCK SOURCES)
Clock Source
before Wake-up
Clock Source
after Wake-up
Exit Delay
Clock Ready Status
Bit (OSCCON)
Primary Device Clock
(PRI_IDLE mode)
LP, XT, HS
TCSD(1)
OSTS
HSPLL
EC, RC
HFINTOSC(2)
IOFS
T1OSC or LFINTOSC(1)
LP, XT, HS
TOST(3)
OSTS
HSPLL
TOST + tPLL
(3)
EC, RC
TCSD(1)
HFINTOSC(1)
TIOBST(4)
IOFS
HFINTOSC(2)
LP, XT, HS
TOST(4)
OSTS
HSPLL
TOST + tPLL
(3)
EC, RC
TCSD(1)
HFINTOSC(1)
None
IOFS
None
(Sleep mode)
LP, XT, HS
TOST(3)
OSTS
HSPLL
TOST + tPLL
(3)
EC, RC
TCSD(1)
HFINTOSC(1)
TIOBST(4)
IOFS
Note 1:
TCSD (parameter 38) is a required delay when waking from Sleep and all Idle modes and runs concurrently
with any other required delays (see Section 3.4 “Idle Modes”). On Reset, HFINTOSC defaults to 1 MHz.
2:
Includes both the HFINTOSC 16 MHz source and postscaler derived frequencies.
3:
TOST is the Oscillator Start-up Timer (parameter 32). tPLL is the PLL Lock-out Timer (parameter F12).
4:
Execution continues during the HFINTOSC stabilization period, TIOBST (parameter 39).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com