P912XDP512F0MPVR datasheet(782/1348 Pages) FREESCALE

782 / 1348 page

Chapter 20 S12X Debug (S12XDBGV3) Module

MC9S12XDP512 Data Sheet, Rev. 2.21

784

Freescale Semiconductor

upon the state of the DBGBRK or ARM bits in DBGC1. They depend solely on the state of the XGSBPE

and BDM bits. Thus it is not necessary to ARM the DBG module to use XGATE software breakpoints to

generate breakpoints in the S12XCPU program ﬂow, but it is necessary to set XGSBPE. Furthermore, if a

breakpoint to BDM is required, the BDM bit must also be set. When the XGATE requests an S12XCPU

breakpoint, the XGATE program ﬂow stops by default, independent of the S12XDBG module.

20.4.7.2

Breakpoints From Internal Comparator Channel Final State Triggers

Breakpoints can be generated when internal comparator channels trigger the state sequencer to the Final

State. If conﬁgured for tagging, then the breakpoint is generated when the tagged opcode reaches the

execution stage of the instruction queue.

If a tracing session is selected by the TSOURCE bits, breakpoints are requested when the tracing session

has completed, thus if Begin or Mid aligned triggering is selected, the breakpoint is requested only on

completion of the subsequent trace (see Table 20-44). If no tracing session is selected, breakpoints are

requested immediately.

If the BRK bit is set on the triggering channel, then the breakpoint is generated immediately independent

of tracing trigger alignment.

20.4.7.3

Breakpoints Generated Via The TRIG Bit

If a TRIG triggers occur, the Final State is entered. Tracing trigger alignment is deﬁned by the TALIGN

bits. If a tracing session is selected by the TSOURCE bits, breakpoints are requested when the tracing

session has completed, thus if Begin or Mid aligned triggering is selected, the breakpoint is requested only

on completion of the subsequent trace (see Table 20-44). If no tracing session is selected, breakpoints are

requested immediately. TRIG breakpoints are possible even if the S12XDBG module is disarmed.

Table 20-44. Breakpoint Setup For Both XGATE and S12XCPU Breakpoints

BRK

TALIGN

DBGBRK[n]

Breakpoint Alignment

Fill Trace Buffer until trigger

(no breakpoints — keep running)

Fill Trace Buffer until trigger, then breakpoint request occurs

Start Trace Buffer at trigger

(no breakpoints — keep running)

Start Trace Buffer at trigger

A breakpoint request occurs when Trace Buffer is full

Store a further 32 Trace Buffer line entries after trigger

(no breakpoints — keep running)

Store a further 32 Trace Buffer line entries after trigger

Request breakpoint after the 32 further Trace Buffer entries

00,01,10

Terminate tracing and generate breakpoint immediately on trigger

00,01,10

Terminate tracing immediately on trigger

Reserved

P912XDP512F0MPVR 数据表(PDF) 782 Page - Freescale Semiconductor, Inc

P912XDP512F0MPVR 数据表(HTML) 782 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

P912XDP512F0MPVR 数据表(PDF) 782 Page - Freescale Semiconductor, Inc

P912XDP512F0MPVR 数据表(HTML) 782 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载