P912XDP512F0MPVR datasheet(788/1348 Pages) FREESCALE

788 / 1348 page

Chapter 21 External Bus Interface (S12XEBIV2)

MC9S12XDP512 Data Sheet, Rev. 2.21

790

Freescale Semiconductor

21.3

Memory Map and Register Deﬁnition

This section provides a detailed description of all registers accessible in the XEBI.

21.3.1

Module Memory Map

The registers associated with the XEBI block are shown in Figure 21-2.

21.3.2

The following sub-sections provide a detailed description of each register and the individual register bits.

All control bits can be written anytime, but this may have no effect on the related function in certain

operating modes. This allows specific configurations to be set up before changing into the target operating

mode.

NOTE

Depending on the operating mode an available function may be enabled,

disabled or depend on the control register bit. Reading the register bits will

reﬂect the status of related function only if the current operating mode

allows user control. Please refer the individual bit descriptions.

Name

Bit 7

Bit 0

EBICTL0

ITHRS

HDBE

ASIZ4

ASIZ3

ASIZ2

ASIZ1

ASIZ0

EBICTL1

EWAITE

0000

EXSTR2

EXSTR1

EXSTR0

= Unimplemented or Reserved

Figure 21-2. XEBI Register Summary

P912XDP512F0MPVR 数据表(PDF) 788 Page - Freescale Semiconductor, Inc

P912XDP512F0MPVR 数据表(HTML) 788 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载