| 数据搜索系统,热门电子元器件搜索 |
|
STM6520 数据表(PDF) 13 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM6520 数据表(HTML) 13 Page - STMicroelectronics |
|
13 / 23 page ![]() STM6520 DC and AC parameters Doc ID 15953 Rev 5 13/23 Table 4. DC and AC characteristics Symbol Parameter Test conditions(1) Min. Typ.(2) Max. Units VCC Supply voltage range Operating voltage(3) 1.65 5.5 V ICC Supply current VCC = 3.0 V 1.5 2.5 µA VCC = 5.0 V 2 3 µA VOL Reset output voltage low VCC ≥ 4.5 V, sinking 3.2 mA 0.3 V VCC ≥ 3.3 V, sinking 2.5 mA 0.3 V VCC ≥ 1.65 V, sinking 1 mA 0.3 V VOH Reset output voltage high, RST2 VCC ≥ 4.5 V, ISOURCE = 0.8 mA 0.8 VCC V VCC ≥ 2.7 V, ISOURCE = 0.5 mA 0.8 VCC V VCC ≥ 1.65 V, ISOURCE = 0.25 mA 0.8 VCC V ILO Output leakage current, RST1 Open-drain, VRST1 = 5.5 V –0.1 0.1 µA Smart Reset™ tSRC Smart Reset™ delay DSR = VSS 67.5 9 s DSR = VCC 10 12.5 15 s VIL SR0, SR1 input voltage low VSS – 0.3 0.3 V VIH SR0, SR1 input voltage high 0.85 5.5 V ILI Input leakage current (SR0, SR1, DSR pins) –1 1 µA Input glitch immunity(4) Corresponds to the actual tSRC tSRC s 1. Valid for ambient operating temperature: TA = –30 to +85 °C; VCC = 1.65 to 5.5 V (except where noted). 2. Typical value is at 25 °C and VCC = 3.3 V unless otherwise noted. 3. Reset outputs are deasserted below 1.575 V typ. and remain deasserted down to VCC = 1 V. 4. Input glitch immunity is equal to tSRC (when both SR inputs are low), otherwise infinite. |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |