| 数据搜索系统,热门电子元器件搜索 |
|
PC312XDP512F0CPVR 数据表(PDF) 81 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
PC312XDP512F0CPVR 数据表(HTML) 81 Page - Freescale Semiconductor, Inc |
|
81 / 1348 page ![]() Chapter 2 Clocks and Reset Generator (S12CRGV6) MC9S12XDP512 Data Sheet, Rev. 2.21 Freescale Semiconductor 81 2.1.3 Block Diagram Figure 2-1 shows a block diagram of the CRG. Figure 2-1. CRG Block Diagram CRG Registers Clock and Reset COP RESET RTI PLL XFC VDDPLL VSSPLL Oscillator EXTAL XTAL Control Bus Clock System Reset Oscillator Clock PLLCLK OSCCLK Core Clock CM fail Clock Quality Checker Reset Generator XCLKS Power on Reset Low Voltage Reset Real Time Interrupt PLL Lock Interrupt Self Clock Mode Interrupt Voltage Regulator S12X_MMC Illegal Address Reset Clock Monitor |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |