6 / 10 page

2-192
RF2157
Rev A19 010611
2
Application Schematic
US - CDMA
15
16
1
2
3
4
12
11
10
9
8
7
6
5
14
13
C24
4.7 pF
C5
15 pF
RF IN
TL
4
C14 (pF)
C30 (pF)
C1 (pF)
L1 (nH)
2.2
10
4.7
12
CDMA (US)
Board
C1
4.7 pF
C14
2.2 pF
C3
15 pF
RF OUT
L1
12 nH
C7
1.5 pF
C4
15 pF
C28
10 nF
* L1 is a High Q inductor (i.e., Coilcraft 0805HQ-series).
**C1 and C14 are High Q capacitors
(i.e., Johanson C-series).
Pins 1 and 9 are internally grounded to the die flag.
TL
1
TL
2
CDMA (US)
Transmission
Line Length
TL
1
30-40 mils
150 mils
20-30 mils
TL
2
TL
3
200 mils
TL
4
C27
15 pF
R12
Jumper
VREG
R1
1k
Ω
VMODE
L4
15 nH
C13
15 pF
R11
Jumper
C6
15 pF
VCC
C30
9.1 pF
L2
8.2 nH
C8
10 nF
Bypassing for
V
REG1 and VREG2
Bias return
Matching network for
optimum load impedance
Matching network for
optimum input return loss
Interstage tuning for centering
frequency response
RF Choke - Bias inductor
for the amplifier interstage
Bypassing for V
CC