R8C32C datasheet(30/55 Pages) RENESAS

30 / 55 page

R8C/32C Group

5. Electrical Characteristics

R01DS0009EJ0100 Rev 1.00

Page 30 of 52

Aug. 24, 2010

Notes:

VCC = 2.7 to 5.5 V and Topr = 0 to 60

°C, unless otherwise specified.

Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte

writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the

programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential

addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example,

when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups

before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit

the number of erase operations to a certain number.

If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase

command at least three times until the erase error does not occur.

Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.5

Flash Memory (Program ROM) Electrical Characteristics

Symbol

Parameter

Conditions

Standard

Unit

Min.

Typ.

Max.

−

Program/erase endurance (2)

1,000 (3)

−−

times

−

Byte program time

−

500

µs

−

Block erase time

−

0.3

−

td(SR-SUS)

Time delay from suspend request until

suspend

−−

5 + CPU clock

× 3 cycles

−

Interval from erase start/restart until

following suspend request

−−

µs

−

Time from suspend until erase restart

−−

30+CPU clock

× 1 cycle

µs

td(CMDRST-

READY)

Time from when command is forcibly

terminated until reading is enabled

−−

30+CPU clock

× 1 cycle

µs

−

Program, erase voltage

2.7

−

5.5

−

Read voltage

1.8

−

5.5

−

Program, erase temperature

−

°C

−

Data hold time (7)

Ambient temperature = 55

°C20

−−

year

R8C32C 数据表(PDF) 30 Page - Renesas Technology Corp

R8C32C 数据表(HTML) 30 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

数据表下载