数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MB90F482B 数据表(PDF) 90 Page - fujitsu semiconductor

部件名 MB90F482B
功能描述  16-bit Microcontroller
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FUJITSU [fujitsu semiconductor]
网页  
标志 FUJITSU - fujitsu semiconductor

MB90F482B 数据表(HTML) 90 Page - fujitsu semiconductor

Back Button MB90F482B Datasheet HTML 86Page - fujitsu semiconductor MB90F482B Datasheet HTML 87Page - fujitsu semiconductor MB90F482B Datasheet HTML 88Page - fujitsu semiconductor MB90F482B Datasheet HTML 89Page - fujitsu semiconductor MB90F482B Datasheet HTML 90Page - fujitsu semiconductor MB90F482B Datasheet HTML 91Page - fujitsu semiconductor MB90F482B Datasheet HTML 92Page - fujitsu semiconductor MB90F482B Datasheet HTML 93Page - fujitsu semiconductor MB90F482B Datasheet HTML 94Page - fujitsu semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 124 page
background image
MB90480B/485B Series
90
DS07-13722-11E
3.6
2.7
3.0
4
1.5
16
25
16
12
25
8
4
34
8
12.5
16
25
20
32
50
20
6
1.5
9
18
24
5 6
10
40
Range of warranted PLL operation
Normal operating range
Internal clock fCP (MHz)
Internal operating clock frequency vs. Power supply voltage
Base oscillator frequency vs. Internal operating clock frequency
Base oscillator clock FCH (MHz)
• Range of warranted PLL operation
Notes:
• For A/D operating frequency, refer to “5. A/D Converter Electrical Characteristics”
• Only at 1 multiplied PLL, use with more than fCP = 4 MHz.
No multiplied
*1 : In setting as 1, 2, 3 and 4 multiplied PLL, when the internal clock is used at 20 MHz < fCP
≤ 25 MHz, set
the PLLOS register to “DIV2 bit
= 1” and “PLL2 bit = 1”.
[Example]
When using the base oscillator frequency of 24 MHz at 1 multiplied PLL :
CKSCR register : CS1 bit
= “0”, CS0 bit = “0”
PLLOS register : PLL2 bit
= “1”
[Example]
When using the base oscillator frequency of 6 MHz at 3 multiplied PLL :
CKSCR register : CS1 bit
= “1”, CS0 bit = “0”
PLLOS register : PLL2 bit
= “1”
*2 : In setting as 2 and 4 multiplied PLL, when the internal clock is used at 20 MHz < fCP
≤ 25 MHz, the following
setting is also enabled.
2 multiplied PLL :
CKSCR register : CS1 bit
= “0”, CS0 bit = “0”
PLLOS register : PLL2 bit
= “1”
4 multiplied PLL :
CKSCR register : CS1 bit
= “0”, CS0 bit = “1”
PLLOS register : PLL2 bit
= “1”
*3 : When using in setting as 6 and 8 multiplied PLL, set the PLLOS register to “DIV2 bit
= 0” and “PLL2 bit = 1”.
[Example]
When using the base oscillator frequency of 4 MHz at 6 multiplied PLL :
CKSCR register : CS1 bit
= “1”, CS0 bit = “0”
PLLOS register : PLL2 bit
= “1”
[Example]
When using the base oscillator frequency of 3 MHz at 8 multiplied PLL :
CKSCR register : CS1 bit
= “1”, CS0 bit = “1”
PLLOS register : PLL2 bit
= “1”
1
× *1
2
× *1,*2
3
× *1
4
×
*1,*2
6
× *3
8
× *3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com