数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

CDK1307ILP40 数据表(PDF) 8 Page - Cadeka Microcircuits LLC.

部件名 CDK1307ILP40
功能描述  Ultra Low Power, 10/20/40/65/80/100MSPS, 12/13-bit Analog-to-Digital Converters (ADCs)
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CADEKA [Cadeka Microcircuits LLC.]
网页  http://www.cadeka.com
标志 CADEKA - Cadeka Microcircuits LLC.

CDK1307ILP40 数据表(HTML) 8 Page - Cadeka Microcircuits LLC.

Back Button CDK1307ILP40 Datasheet HTML 4Page - Cadeka Microcircuits LLC. CDK1307ILP40 Datasheet HTML 5Page - Cadeka Microcircuits LLC. CDK1307ILP40 Datasheet HTML 6Page - Cadeka Microcircuits LLC. CDK1307ILP40 Datasheet HTML 7Page - Cadeka Microcircuits LLC. CDK1307ILP40 Datasheet HTML 8Page - Cadeka Microcircuits LLC. CDK1307ILP40 Datasheet HTML 9Page - Cadeka Microcircuits LLC. CDK1307ILP40 Datasheet HTML 10Page - Cadeka Microcircuits LLC. CDK1307ILP40 Datasheet HTML 11Page - Cadeka Microcircuits LLC. CDK1307ILP40 Datasheet HTML 12Page - Cadeka Microcircuits LLC. Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 15 page
background image
©2009 CADEKA Microcircuits LLC
www.cadeka.com
8
Data Sheet
Electrical Characteristics - CDK1307C
(AVDD = 1.8V, DVDD = 1.8V, DVDDCLK = 1.8V, OVDD = 2.5V, 65MSPS clock, 50% clock duty cycle,
-1dBFS 8MHz input signal, 13-bit output, unless otherwise noted)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
Performance
SNR
Signal to Noise Ratio
FIN = 8MHz
71.6
72.6
dBFS
FIN = 20MHz
71.8
dBFS
FIN ≃ FS/2
71.5
dBFS
FIN = 40MHz
70.4
dBFS
SINAD
Signal to Noise and Distortion Ratio
FIN = 8MHz
70.5
71.7
dBFS
FIN = 20MHz
71.7
dBFS
FIN ≃ FS/2
71.1
dBFS
FIN = 40MHz
70
dBFS
SFDR
Spurious Free Dynamic Range
FIN = 8MHz
75
81
dBc
FIN = 20MHz
84
dBc
FIN ≃ FS/2
79
dBc
FIN = 40MHz
77
dBc
HD2
Second order Harmonic Distortion
FIN = 8MHz
-85
-95
dBc
FIN = 20MHz
-95
dBc
FIN ≃ FS/2
-95
dBc
FIN = 40MHz
-95
dBc
HD3
Third order Harmonic Distortion
FIN = 8MHz
-75
-81
dBc
FIN = 20MHz
-84
dBc
FIN ≃ FS/2
-79
dBc
FIN = 40MHz
-79
dBc
ENOB
Effective number of Bits
FIN = 8MHz
11.4
11.6
bits
FIN = 20MHz
11.6
bits
FIN ≃ FS/2
11.5
bits
FIN = 40MHz
11.3
bits
Power Supply
AIDD
Analog Supply Current
20.4
mA
DIDD
Digital Supply Current
Digital core supply
2.3
mA
OIDD
Output Driver Supply
2.5V output driver supply, sine wave input,
FIN = 1MHz, CLK_EXT enabled
5.1
mA
2.5V output driver supply, sine wave input,
FIN = 1MHz, CLK_EXT disabled
3.5
mA
Analog Power Dissipation
36.7
mW
Digital Power Dissipation
OVDD = 2.5V, 5pF load on output bits,
FIN = 1MHz, CLK_EXT disabled
12.9
mW
Total Power Dissipation
OVDD = 2.5V, 5pF load on output bits,
FIN = 1MHz, CLK_EXT disabled
49.6
mW
Power Down Dissipation
9.3
μW
Sleep Mode
Power Dissipation, Sleep mode
20.4
mW
Clock Inputs
Max. Conversion Rate
65
MSPS
Min. Conversion Rate
40
MSPS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com