DP35DP datasheet(67/84 Pages) INTEL

67 / 84 page

Error Messages and Beep Codes

Table 37. Port 80h POST Codes

POST Code

Description of POST Operation

Host Processor

Power-on initialization of the host processor (Boot Strap Processor)

Host processor cache initialization (including APs)

Starting Application processor initialization

SMM initialization

Chipset

Initializing a chipset component

Memory

Reading SPD from memory DIMMs

Detecting presence of memory DIMMs

Programming timing parameters in the memory controller and the DIMMs

Configuring memory

Optimizing memory settings

Initializing memory, such as ECC init

Testing memory

PCI Bus

Enumerating PCI busses

Allocating resources to PCI bus

Hot Plug PCI controller initialization

53 – 57

Reserved for PCI Bus

USB

Resetting USB bus

Reserved for USB

ATA/ATAPI/SATA

Resetting PATA/SATA bus and all devices

Reserved for ATA

SMBus

Resetting SMBus

Reserved for SMBus

Local Console

Resetting the VGA controller

Disabling the VGA controller

Enabling the VGA controller

Remote Console

Resetting the console controller

Disabling the console controller

Enabling the console controller

continued

DP35DP 数据表(PDF) 67 Page - Intel Corporation

DP35DP 数据表(HTML) 67 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载