数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F103C8T7TR 数据表(PDF) 40 Page - STMicroelectronics

部件名 STM32F103C8T7TR
功能描述  Medium-density performance line ARM-based 32-bit MCU with 64 or 128 KB Flash, USB, CAN, 7 timers, 2 ADCs, 9 communication interfaces
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F103C8T7TR 数据表(HTML) 40 Page - STMicroelectronics

Back Button STM32F103C8T7TR Datasheet HTML 36Page - STMicroelectronics STM32F103C8T7TR Datasheet HTML 37Page - STMicroelectronics STM32F103C8T7TR Datasheet HTML 38Page - STMicroelectronics STM32F103C8T7TR Datasheet HTML 39Page - STMicroelectronics STM32F103C8T7TR Datasheet HTML 40Page - STMicroelectronics STM32F103C8T7TR Datasheet HTML 41Page - STMicroelectronics STM32F103C8T7TR Datasheet HTML 42Page - STMicroelectronics STM32F103C8T7TR Datasheet HTML 43Page - STMicroelectronics STM32F103C8T7TR Datasheet HTML 44Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 96 page
background image
Electrical characteristics
STM32F103x8, STM32F103xB
40/96
Doc ID 13587 Rev 12
Table 13.
Maximum current consumption in Run mode, code with data processing
running from Flash
Symbol
Parameter
Conditions
fHCLK
Max(1)
1.
Based on characterization, not tested in production.
Unit
TA = 85 °C
TA = 105 °C
IDD
Supply current in
Run mode
External clock(2), all
peripherals enabled
2.
External clock is 8 MHz and PLL is on when fHCLK > 8 MHz.
72 MHz
50
50.3
mA
48 MHz
36.1
36.2
36 MHz
28.6
28.7
24 MHz
19.9
20.1
16 MHz
14.7
14.9
8 MHz
8.6
8.9
External clock(2), all
peripherals disabled
72 MHz
32.8
32.9
48 MHz
24.4
24.5
36 MHz
19.8
19.9
24 MHz
13.9
14.2
16 MHz
10.7
11
8 MHz
6.8
7.1
Table 14.
Maximum current consumption in Run mode, code with data processing
running from RAM
Symbol
Parameter
Conditions
fHCLK
Max(1)
1.
Based on characterization, tested in production at VDD max, fHCLK max.
Unit
TA = 85 °C
TA = 105 °C
IDD
Supply
current in
Run mode
External clock(2), all
peripherals enabled
2.
External clock is 8 MHz and PLL is on when fHCLK > 8 MHz.
72 MHz
48
50
mA
48 MHz
31.5
32
36 MHz
24
25.5
24 MHz
17.5
18
16 MHz
12.5
13
8 MHz
7.5
8
External clock(2), all
peripherals disabled
72 MHz
29
29.5
48 MHz
20.5
21
36 MHz
16
16.5
24 MHz
11.5
12
16 MHz
8.5
9
8 MHz
5.5
6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com