| 数据搜索系统,热门电子元器件搜索 |
|
L9953 数据表(PDF) 27 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L9953 数据表(HTML) 27 Page - STMicroelectronics |
|
27 / 38 page ![]() L9953 / L9953XP Functional description of the SPI Doc ID 14278 Rev 3 27/38 17 OUT8 – HS on/off If a bit is set the selected output driver is switched on. If the corresponding PWM enable bit is set (Input Register 1) the driver is only activated if PWM1 (PWM2) input signal is high. The outputs of OUT1-OUT5 are half bridges. If the bits of HS- and LS-driver of the same half bridge are set, the internal logic prevents that both drivers of this output stage can be switched on simultaneously in order to avoid a high internal current from VS to GND. In test mode (CSN>9.5V) this bit combinations are used to multiplex internal signals to the DO-output. LS3 HS3 LS4 HS4 LS5 HS5 CM/PWM2 00 00 00 5µA Iref 11 00 00 Tsens1 00 11 00 Tsens2 11 11 00 Tsens3 00 00 11 Tsens4 11 11 11Vbgp OUT8 – HS over-current In case of an over-current event the corresponding status bit is set and the output driver is disabled. If the over-current Recovery Enable bit is set (Input Register 1) the output will be automatically reactivated after a delay time resulting in a PWM modulated current with a programmable duty cycle (Bit 21). If the over-current recovery bit is not set the microcontroller has to clear the over-current bit (Reset Bit) to reactivate the output driver. 16 x (don’t care) 0 15 OUT7 – HS on/off OUT7 – HS over-current 14 OUT6 – HS on/off OUT6 – HS over-current 13 x (don’t care) 0 12 x (don’t care) 0 11 x (don’t care) 10 OUT5 – HS on/off OUT5 – HS over-current 9 OUT5 – LS on/off OUT5 – LS over-current 8 OUT4 – HS on/off OUT4 – HS over-current 7 OUT4 – LS on/off OUT4 – LS over-current 6 OUT3 – HS on/off OUT3 – HS over-current 5 OUT3 – LS on/off OUT3 – LS over-current 4 OUT2 – HS on/off OUT2 – HS over-current 3 OUT2 – LS on/off OUT2 – LS over-current 2 OUT1 – HS on/off OUT1 – HS over-current 1 OUT1 – LS on/off OUT1 – LS over-current 0 0 No error bit A logical NOR-combination of all bits 1 to 22 in both status registers. Table 19. SPI - input data and Status registers 0 (continued) Bit Input register 0 (write) Status register 0 (read) Name Comment Name Comment |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |