数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STHDLS101 数据表(PDF) 7 Page - STMicroelectronics

部件名 STHDLS101
功能描述  AC coupled HDMI level shifter
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STHDLS101 数据表(HTML) 7 Page - STMicroelectronics

Back Button STHDLS101 Datasheet HTML 3Page - STMicroelectronics STHDLS101 Datasheet HTML 4Page - STMicroelectronics STHDLS101 Datasheet HTML 5Page - STMicroelectronics STHDLS101 Datasheet HTML 6Page - STMicroelectronics STHDLS101 Datasheet HTML 7Page - STMicroelectronics STHDLS101 Datasheet HTML 8Page - STMicroelectronics STHDLS101 Datasheet HTML 9Page - STMicroelectronics STHDLS101 Datasheet HTML 10Page - STMicroelectronics STHDLS101 Datasheet HTML 11Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 25 page
background image
STHDLS101
Pin configuration
7/25
3.1
Pin description
Table 2.
Pin description
Pin
number
Name
Type
Function
1GND
Power
Ground
2
VCC33
Power
3.3 V±10% DC supply
3
FUNCTION1
Vendor-specific
control or test
pins
Function pins are to enable vendor-specific features or
test modes.
For normal operation, these pins are tied to GND or
VCC33.
For consistent interoperability, GND is the preferred
default connection for these signals.
4
FUNCTION2
Vendor-specific
control or test
pins
Function pins are to enable vendor-specific features or
test modes.
For normal operation, these pins are tied to GND or
VCC33.
For consistent interoperability, GND is the preferred
default connection for these signals.
5GND
Power
Ground
6
REXT
Analog
Connection to external resistor. Resistor value
specified by device manufacturer.
Acceptable connections to this pin are:
- Resistor to GND
- Resistor to 3.3 V
- NC (direct connections to VCC or GND are through a
0 Ω resistor for layout compatibility
7
HPD_SOURCE
Output
0 to 3.3 V (nominal) output signal. This is level-shifted
version of the HPD_SINK signal.
8
SDA_SOURCE
I/O
3.3 V DDC data I/O. Pulled-up by external termination
to 3.3 V. Connected to SDA_SINK through voltage-
limiting integrated NMOS pass-gate.
9
SCL_SOURCE
Input
3.3 V DDC clock I/O. Pulled-up by external termination
to 3.3 V. Connected to SCL_SINK through voltage-
limiting integrated NMOS pass-gate.
10
ANALOG2
Analog
Analog connection determined by vendor. Acceptable
connections to this pin are:
- Resistor or capacitor to GND
- Resistor or capacitor to 3.3 V
- Short to 3.3 V or to GND
- NC
11
VCC33
Power
3.3 V ±10% DC supply
12
GND
Power
Ground
13
OUT_D4+
Output
HDMI 1.3 compliant TMDS output.
OUT_D4+ makes a differential output signal with
OUT_D4-.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com