 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
MPC8572EPXATLB 数据表(PDF) 92 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8572EPXATLB 数据表(HTML) 92 Page - Freescale Semiconductor, Inc |
|
|
92 / 140 page  MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 4 92 Freescale Semiconductor Serial RapidIO 17.5 Transmitter Specifications LP-Serial transmitter electrical and timing specifications are stated in the text and tables of this section. The differential return loss, S11, of the transmitter in each case shall be better than • –10 dB for (Baud Frequency)/10 < Freq(f) < 625 MHz, and • –10 dB + 10log(f/625 MHz) dB for 625 MHz ≤ Freq(f) ≤ Baud Frequency The reference impedance for the differential return loss measurements is 100 Ohm resistive. Differential return loss includes contributions from on-chip circuitry, chip packaging and any off-chip components related to the driver. The output impedance requirement applies to all valid output levels. It is recommended that the 20%-80% rise/fall time of the transmitter, as measured at the transmitter output, in each case have a minimum value 60 ps. It is recommended that the timing skew at the output of an LP-Serial transmitter between the two signals that comprise a differential pair not exceed 25 ps at 1.25 GB, 20 ps at 2.50 GB and 15 ps at 3.125 GB. Table 64. Short Run Transmitter AC Timing Specifications—1.25 GBaud Characteristic Symbol Range Unit Notes Min Max Output Voltage, VO –0.40 2.30 Volts Voltage relative to COMMON of either signal comprising a differential pair Differential Output Voltage VDIFFPP 500 1000 mV p-p — Deterministic Jitter JD — 0.17 UI p-p — Total Jitter JT — 0.35 UI p-p — Multiple output skew SMO — 1000 ps Skew at the transmitter output between lanes of a multilane link Unit Interval UI 800 800 ps +/- 100 ppm Table 65. Short Run Transmitter AC Timing Specifications—2.5 GBaud Characteristic Symbol Range Unit Notes Min Max Output Voltage, VO –0.40 2.30 Volts Voltage relative to COMMON of either signal comprising a differential pair Differential Output Voltage VDIFFPP 500 1000 mV p-p — Deterministic Jitter JD — 0.17 UI p-p — Total Jitter JT — 0.35 UI p-p — |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
