ADSP-21469KBZ-ENG2 datasheet(39/56 Pages) AD

39 / 56 page

ADSP-21469/ADSP-21469W

Preliminary Technical Data

Rev. PrB

Page 39 of 56

November 2008

Sample Rate Converter—Serial Output Port

For the serial output port, the frame-sync is an input and it

should meet setup and hold times with regard to SCLK on the

output port. The serial data output, SDATA, has a hold time

and delay specification with regard to SCLK. Note that SCLK

rising edge is the sampling edge and the falling edge is the

drive edge.

Table 36. ASRC, Serial Output Port

Parameter

Min

Max

Unit

Timing Requirements

tSRCSFS

FS Setup Before SCLK Rising Edge

TBD

tSRCHFS

FS Hold After SCLK Rising Edge

TBD

tSRCCLKW

Clock Width

TBD

tSRCCLK

Clock Period

TBD

Switching Characteristics

TBD

tSRCTDD

Transmit Data Delay After SCLK Falling Edge

TBD

tSRCTDH

Transmit Data Hold After SCLK Falling Edge

TBD

1 AMI_DATA, SCLK, and FS can come from any of the DAI pins. SCLK and FS can also come via PCG or SPORTs. PCG’s input can be either CLKIN or any of the DAI pins.

Figure 26. ASRC Serial Output Port Timing

DAI_P20

-1

(SCLK)

DAI_P20

-1

(FS)

tSRCSFS

tSRCHFS

DAI_P20

-1

(SDATA)

tSRCTDD

tSRCTDH

SAMPLE EDGE

tSRCCLK

tSRCCLKW

ADSP-21469KBZ-ENG2 数据表(PDF) 39 Page - Analog Devices

ADSP-21469KBZ-ENG2 数据表(HTML) 39 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载

链接网址

ADSP-21469KBZ-ENG2 数据表(PDF) 39 Page - Analog Devices

ADSP-21469KBZ-ENG2 数据表(HTML) 39 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表 下载

链接网址

数据表下载