数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

R5F364AMDFB 数据表(PDF) 87 Page - Renesas Technology Corp

部件名 R5F364AMDFB
功能描述  This MCU consumes low power, and supports operating modes
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

R5F364AMDFB 数据表(HTML) 87 Page - Renesas Technology Corp

Back Button R5F364AMDFB Datasheet HTML 83Page - Renesas Technology Corp R5F364AMDFB Datasheet HTML 84Page - Renesas Technology Corp R5F364AMDFB Datasheet HTML 85Page - Renesas Technology Corp R5F364AMDFB Datasheet HTML 86Page - Renesas Technology Corp R5F364AMDFB Datasheet HTML 87Page - Renesas Technology Corp R5F364AMDFB Datasheet HTML 88Page - Renesas Technology Corp R5F364AMDFB Datasheet HTML 89Page - Renesas Technology Corp R5F364AMDFB Datasheet HTML 90Page - Renesas Technology Corp R5F364AMDFB Datasheet HTML 91Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 87 / 92 page
background image
R01DS0032EJ0200 Rev.2.00
Page 87 of 88
Feb 07, 2011
M16C/64A Group
5. Electrical Characteristics
Figure 5.30
Timing Diagram
Memory Expansion Mode and Microprocessor Mode
(in 2 or 3 waits setting, and when accessing external area and using multiplexed bus )
BCLK
CSi
ADi
ALE
RD
BHE
ADi
/DBi
Read timing
BCLK
CSi
ADi
ALE
BHE
ADi
/DBi
Data output
Write timing
Address
Address
Data input
Address
Address
V
= V
= 3V
CC1
CC2
td(BCLK-CS)
50ns(max.)
tcyc
(0.5 × t
-10)ns(min.)
cyc
th(RD-CS)
th(BCLK-CS)
0ns(min.)
(0.5 × t
-40ns(min.)
cyc
td(AD-ALE)
(0.5 × t
-15ns(min.)
cyc
th(ALE-AD)
tdz(RD-AD)
8ns(max.)
{(n-0.5) × t
-60}ns(max.)
cyc
tac3(RD-DB)
tsu(DB-RD)
th(RD-DB)
0ns(min.)
0ns(min.)
td(AD-RD)
th(BCLK-AD)
0ns(min.)
25ns(max.)
td(BCLK-ALE)
th(BCLK-ALE)
-4ns(min.)
td(BCLK-AD)
50ns(max.)
th(RD-AD)
(0.5 × t
-10)ns(min.)
cyc
40ns(max.)
td(BCLK-RD)
0ns(min.)
th(BCLK-RD)
tcyc
td(BCLK-CS)
50ns(max.)
(0.5 × t
-10)ns(min.)
cyc
th(WR-CS)
th(BCLK-CS)
0ns(min.)
td(BCLK-DB)
50ns(max.)
th(BCLK-DB)
0ns(min.)
(0.5 × t
-40ns(min.)
cyc
td(AD-ALE)
{(n-0.5) × t
-50}ns(min.)
cyc
td(DB-WR)
(0.5 × t
-10)ns(min.)
cyc
th(WR-DB)
td(BCLK-AD)
50ns(max.)
th(BCLK-AD)
0ns(min.)
25ns(max.)
td(BCLK-ALE)
th(BCLK-ALE)
-4ns(min.)
0ns(min.)
td(AD-WR)
th(WR-AD)
(0.5 × t
-10)ns(min.)
cyc
40ns(max.)
td(BCLK-WR)
0ns(min.)
th(BCLK-WR)
n: 2 (when 2 waits)
3 (when 3 waits)
Measuring conditions
V
= V
= 3V
CC1
CC2
Input timing voltage: V = 0.6 V, V
= 2.4 V
IL
IH
Output timing voltage: V
= 1.5 V, V
= 1.5 V
OL
OH
1
t
=
cyc
f(BCLK)
50ns(min.)
WR, WRL,
WRH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com