16F1827 datasheet(98/406 Pages) MICROCHIP

98 / 406 page

PIC16(L)F1826/27

DS41391D-page 98

 2011 Microchip Technology Inc.

10.1

Independent Clock Source

The WDT derives its time base from the 31 kHz

LFINTOSC internal oscillator. Time intervals in this

chapter are based on a nominal interval of 1 ms. See

Section 30.0 “Electrical Specifications”

for the

LFINTOSC tolerances.

10.2

WDT Operating Modes

The Watchdog Timer module has four operating modes

controlled by the WDTE<1:0> bits in Configuration

Word 1. See Table 10-1.

10.2.1

WDT IS ALWAYS ON

When the WDTE bits of Configuration Word 1 are set to

‘11’, the WDT is always on.

WDT protection is active during Sleep.

10.2.2

WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Word 1 are set to

‘10’, the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

10.2.3

WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Word 1 are set to

‘01’, the WDT is controlled by the SWDTEN bit of the

WDTCON register.

WDT protection is unchanged by Sleep. See

Table 10-1 for more details.

TABLE 10-1:

WDT OPERATING MODES

10.3

Time-Out Period

The WDTPS bits of the WDTCON register set the

time-out period from 1 ms to 256 seconds (nominal).

After a Reset, the default time-out period is 2 seconds.

10.4

Clearing the WDT

The WDT is cleared when any of the following condi-

tions occur:

•Any Reset

• CLRWDT instruction is executed

• Device enters Sleep

• Device wakes up from Sleep

• Oscillator fail event

• WDT is disabled

• Oscillator Start-up TImer (OST) is running

See Table 10-2 for more information.

10.5

Operation During Sleep

When the device enters Sleep, the WDT is cleared. If

the WDT is enabled during Sleep, the WDT resumes

counting.

When the device exits Sleep, the WDT is cleared

again. The WDT remains clear until the OST, if

enabled, completes. See Section 5.0 “Oscillator

Module (With Fail-Safe Clock Monitor)”

for more

information on the OST.

When a WDT time-out occurs while the device is in

Sleep, no Reset is generated. Instead, the device

wakes up and resumes operation. The TO and PD bits

in the STATUS register are changed to indicate the

event. See Register 3-1 for more information.

WDTE<1:0>

SWDTEN

Device

Mode

WDT

Mode

XActive

Awake

Active

Sleep

Disabled

Active

Disabled

TABLE 10-2:

WDT CLEARING CONDITIONS

Conditions

WDT

WDTE<1:0> = 00

Cleared

WDTE<1:0> = 01 and SWDTEN = 0

WDTE<1:0> = 10 and enter Sleep

CLRWDT

Command

Oscillator Fail Detected

Exit Sleep + System Clock = T1OSC, EXTRC, INTOSC, EXTCLK

Exit Sleep + System Clock = XT, HS, LP

Cleared until the end of OST

Change INTOSC divider (IRCF bits)

Unaffected

16F1827 数据表(PDF) 98 Page - Microchip Technology

16F1827 数据表(HTML) 98 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

16F1827 数据表(PDF) 98 Page - Microchip Technology

16F1827 数据表(HTML) 98 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载