数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF8591P 数据表(PDF) 19 Page - NXP Semiconductors

部件名 PCF8591P
功能描述  8-bit A/D and D/A converter
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

PCF8591P 数据表(HTML) 19 Page - NXP Semiconductors

Back Button PCF8591P Datasheet HTML 15Page - NXP Semiconductors PCF8591P Datasheet HTML 16Page - NXP Semiconductors PCF8591P Datasheet HTML 17Page - NXP Semiconductors PCF8591P Datasheet HTML 18Page - NXP Semiconductors PCF8591P Datasheet HTML 19Page - NXP Semiconductors PCF8591P Datasheet HTML 20Page - NXP Semiconductors PCF8591P Datasheet HTML 21Page - NXP Semiconductors PCF8591P Datasheet HTML 22Page - NXP Semiconductors PCF8591P Datasheet HTML 23Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 28 page
background image
2003 Jan 27
19
Philips Semiconductors
Product specification
8-bit A/D and D/A converter
PCF8591
14 AC CHARACTERISTICS
All timing values are valid within the operating supply voltage and ambient temperature range and reference to VIL and
VIH with an input voltage swing of VSS to VDD.
Note
1. A detailed description of the I2C-bus specification, with applications, is given in brochure
“The I2C-bus and how to
use it”. This brochure may be ordered using the code 9398 393 40011.
SYMBOL
PARAMETER
MIN.
TYP.
MAX.
UNIT
I2C-bus timing (see Fig.20; note 1)
fSCL
SCL clock frequency
−−
100
kHz
tSP
tolerable spike width on bus
−−
100
ns
tBUF
bus free time
4.7
−−µs
tSU;STA
START condition set-up time
4.7
−−µs
tHD;STA
START condition hold time
4.0
−−µs
tLOW
SCL LOW time
4.7
−−µs
tHIGH
SCL HIGH time
4.0
−−µs
tr
SCL and SDA rise time
−−
1.0
µs
tf
SCL and SDA fall time
−−
0.3
µs
tSU;DAT
data set-up time
250
−−
ns
tHD;DAT
data hold time
0
−−
ns
tVD;DAT
SCL LOW-to-data out valid
−−
3.4
µs
tSU;STO
STOP condition set-up time
4.0
−−µs
handbook, full pagewidth
PROTOCOL
SCL
SDA
MBD820
BIT 0
LSB
(R/W)
t HD;STA
t
SU;DAT
t
HD;DAT
t
VD;DAT
t SU;STO
t
f
r
t
t
BUF
t
SU;STA
t
LOW
t HIGH
1 / f SCL
START
CONDITION
(S)
BIT 7
MSB
(A7)
BIT 6
(A6)
ACKNOWLEDGE
(A)
STOP
CONDITION
(P)
Fig.20 I2C-bus timing diagram; rise and fall times refer to VIL and VIH.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com