数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF85103C-2 数据表(PDF) 7 Page - NXP Semiconductors

部件名 PCF85103C-2
功能描述  256 x 8-bit CMOS EEPROM with I2C-bus interface
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

PCF85103C-2 数据表(HTML) 7 Page - NXP Semiconductors

Back Button PCF85103C-2 Datasheet HTML 3Page - NXP Semiconductors PCF85103C-2 Datasheet HTML 4Page - NXP Semiconductors PCF85103C-2 Datasheet HTML 5Page - NXP Semiconductors PCF85103C-2 Datasheet HTML 6Page - NXP Semiconductors PCF85103C-2 Datasheet HTML 7Page - NXP Semiconductors PCF85103C-2 Datasheet HTML 8Page - NXP Semiconductors PCF85103C-2 Datasheet HTML 9Page - NXP Semiconductors PCF85103C-2 Datasheet HTML 10Page - NXP Semiconductors PCF85103C-2 Datasheet HTML 11Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 20 page
background image
Philips Semiconductors
PCF85103C-2
256
× 8-bit CMOS EEPROM with I2C-bus interface
Product data
Rev. 04 — 22 October 2004
7 of 20
9397 750 14218
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
The master receiver must generate an acknowledge after the reception of each byte
that has been clocked out of the slave transmitter.
The device that acknowledges has to pull down the SDA line during the acknowledge
clock pulse in such a way that the SDA line is stable LOW during the HIGH period of
the acknowledge related clock pulse.
Set-up and hold times must be taken into account. A master receiver must signal an
end of data to the slave transmitter by not generating an acknowledge on the last byte
that has been clocked out of the slave. In this event, the transmitter must leave the
data line HIGH to enable the master generation of the STOP condition.
8.1.3
Device addressing
Following a START condition, the bus master must output the address of the slave it
is accessing. The address of the PCF85103C-2 is shown in Figure 4. To conserve
power, no internal pull-up resistors are incorporated on the hardware selectable pins
and they must be connected to either VDD or VSS.
The last bit of the slave address defines the operation to be performed. When set to
logic 1, a read operation is selected, while a logic 0 selects a write operation.
8.1.4
Write operations
Byte/word write: For a write operation, the PCF85103C-2 requires a second
address field. This address field is a word address providing access to the 256 words
of memory. Upon receipt of the word address, the PCF85103C-2 responds with an
acknowledge and awaits the next eight bits of data, again responding with an
acknowledge. Word address is automatically incremented. The master can now
terminate the transfer by generating a STOP condition or transmit up to six more
bytes of data and then terminate by generating a STOP condition.
After this STOP condition, the E/W cycle starts and the bus is free for another
transmission. Its duration is 10 ms per byte.
During the E/W cycle the slave receiver does not send an acknowledge bit if
addressed via the I2C-bus.
Fig 4.
Slave address.
002aaa253
001
0
A2
A1
A0 R/W
FIXED
HARDWARE
SELECTABLE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com