xxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx x xxxxxxxxxxxxxx xxxxxxxxxx xxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx

xxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxxxx xxxxxxxxxxxxxxxxxxx

xxxxxxxxxxxxxxxx xxxxxxxxxxxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx

xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxx x x

Fig 1.

Block diagram.

002aaa250

TEST MODE DECODER

POWER-ON-RESET

SEQUENCER

ADDRESS

HIGH

REGISTER

BYTE

COUNTER

DIVIDER

(

128)

EE

CONTROL

TIMER

(

16)

EEPROM

ADDRESS

POINTER

BYTE

LATCH

(8 bytes)

SHIFT

REGISTER

ADDRESS

SWITCH

INPUT

FILTER

OSCILLATOR

8

4

3

n

PCF85103C-2

4

VSS

A1

A2

A0

3

2

1

8

VDD

6

5

SCL

SDA