MSP430F2003TPWR datasheet(50/91 Pages) TI

50 / 91 page

MSP430F20x3

MSP430F20x2

MSP430F20x1

SLAS491G

– AUGUST 2005 – REVISED APRIL 2011

www.ti.com

Table 17. Port P1 (P1.0 to P1.3) Pin Functions, MSP430F20x1

CONTROL BITS / SIGNALS(1)

PIN NAME (P1.x)

FUNCTION

P1DIR.x

P1SEL.x

CAPD.x

P1.0(2) input/output

0/1

Timer_A2.TACLK/INCLK

P1.0/TACLK/ACLK/CA0

ACLK

CA0(3)

P1.1(2) input/output

0/1

Timer_A2.CCI0A

P1.1/TA0/CA1

Timer_A2.TA0

CA1(3)

P1.2(2) input/output

0/1

Timer_A2.CCI1A

P1.2/TA1/CA2

Timer_A2.TA1

CA2(3)

P1.3(2) input/output

0/1

N/A

P1.3/CAOUT/CA3

CAOUT

CA3(3)

(1)

X = Don

't care

(2)

Default after reset (PUC/POR)

(3)

Setting the CAPD.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying

analog signals. Selecting the CAx input pin to the comparator multiplexer with the P2CAx bits automatically disables the input buffer for

that pin, regardless of the state of the associated CAPD.x bit.

MSP430F2003TPWR 数据表(PDF) 50 Page - Texas Instruments

MSP430F2003TPWR 数据表(HTML) 50 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表下载