MSP430F2003TPWR datasheet(8/91 Pages) TI

8 / 91 page

MSP430F20x3

MSP430F20x2

MSP430F20x1

SLAS491G

– AUGUST 2005 – REVISED APRIL 2011

www.ti.com

Table 2. Terminal Functions, MSP430F20x1

TERMINAL

NO.

DESCRIPTION

NAME

I/O

PW, N

RSA

General-purpose digital I/O pin

Timer_A, clock signal TACLK input

P1.0/TACLK/ACLK/CA0

I/O

ACLK signal output

Comparator_A+, CA0 input

General-purpose digital I/O pin

P1.1/TA0/CA1

I/O

Timer_A, capture: CCI0A input, compare: Out0 output

Comparator_A+, CA1 input

General-purpose digital I/O pin

P1.2/TA1/CA2

I/O

Timer_A, capture: CCI1A input, compare: Out1 output

Comparator_A+, CA2 input

General-purpose digital I/O pin

P1.3/CAOUT/CA3

I/O

Comparator_A+, output / CA3 input

General-purpose digital I/O pin

SMCLK signal output

P1.4/SMCLK/C4/TCK

I/O

Comparator_A+, CA4 input

JTAG test clock, input terminal for device programming and test

General-purpose digital I/O pin

Timer_A, compare: Out0 output

P1.5/TA0/CA5/TMS

I/O

Comparator_A+, CA5 input

JTAG test mode select, input terminal for device programming and test

General-purpose digital I/O pin

Timer_A, compare: Out1 output

P1.6/TA1/CA6/TDI/TCLK

I/O

Comparator_A+, CA6 input

JTAG test data input or test clock input during programming and test

General-purpose digital I/O pin

P1.7/CAOUT/CA7/TDO/TDI(1)

I/O

Comparator_A+, output / CA7 input

JTAG test data output terminal or test data input during programming and test

Input terminal of crystal oscillator

XIN/P2.6/TA1

I/O

General-purpose digital I/O pin

Timer_A, compare: Out1 output

Output terminal of crystal oscillator

XOUT/P2.7

I/O

General-purpose digital I/O pin(2)

Reset or nonmaskable interrupt input

RST/NMI/SBWTDIO

Spy-Bi-Wire test data input/output during programming and test

Selects test mode for JTAG pins on Port 1. The device protection fuse is

TEST/SBWTCK

connected to TEST.

Spy-Bi-Wire test clock input during programming and test

VCC

Supply voltage

VSS

Ground reference

13, 15

Not connected

QFN Pad

Pad

QFN package pad. Connection to VSS is recommended.

(1)

TDO or TDI is selected via JTAG instruction.

(2)

If XOUT/P2.7 is used as an input, excess current flows until P2SEL.7 is cleared. This is due to the oscillator output driver connection to

this pad after reset.

MSP430F2003TPWR 数据表(PDF) 8 Page - Texas Instruments

MSP430F2003TPWR 数据表(HTML) 8 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表下载

链接网址

MSP430F2003TPWR 数据表(PDF) 8 Page - Texas Instruments

MSP430F2003TPWR 数据表(HTML) 8 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表 下载

链接网址

数据表下载