LSM330DLTR datasheet(21/54 Pages) STMICROELECTRONICS

21 / 54 page

LSM330DL

Digital interfaces

Doc ID 022018 Rev 1

21/54

Digital interfaces

The registers embedded inside the LSM330DL may be accessed through both the I2C and

SPI serial interfaces. The latter may be SW configured to operate either in 3-wire or 4-wire

interface mode.

To select/exploit the I2C interface, the CS line must be tied high (i.e. connected to Vdd_IO).

5.1

I2C serial interface

The LSM330DL I2C is a bus slave. The I2C is employed to write data into the registers

whose content can also be read back.

The relevant I2C terminology is given in the table below.

There are two signals associated with the I2C bus: the serial clock line (SCL) and the serial

data line (SDA). The latter is a bidirectional line used for sending and receiving the data

to/from the interface.

Table 10.

Serial interface pin description

Pin name

Pin description

CS_A

Linear acceleration SPI enable

Linear acceleration I2C/SPI mode selection (1: I2C mode; 0: SPI enabled)

CS_G

Angular rate SPI enable

Angular rate I2C/SPI mode selection (1: I2C mode; 0: SPI enabled)

SCL_A

SCL_G

I2C serial clock (SCL)

SPI serial port clock (SPC)

SDA/SDI_A

SDA/SDI_G

I2C serial data (SDA)

SPI serial data input (SDI)

3-wire interface serial data output (SDO)

SDO_A

SDO_G

I2C least significant bit of the device address (SA0)

SPI serial data output (SDO)

Table 11.

Serial interface terminology

Term

Description

Transmitter

The device which sends data to the bus

Receiver

The device which receives data from the bus

Master

The device which initiates a transfer, generates clock signals and terminates a

transfer

Slave

The device addressed by the master

LSM330DLTR 数据表(PDF) 21 Page - STMicroelectronics

LSM330DLTR 数据表(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表下载