LSM330DLTR datasheet(23/54 Pages) STMICROELECTRONICS

23 / 54 page

LSM330DL

Digital interfaces

Doc ID 022018 Rev 1

23/54

state. Data transfer only continues when the receiver is ready for another byte and releases

the data line. If a slave receiver doesn’t acknowledge the slave address (i.e. it is not able to

receive because it is performing some real-time function), the data line must be left HIGH by

the slave. The Master can then abort the transfer. A LOW to HIGH transition on the SDA line

while the SCL line is HIGH is defined as a STOP condition. Each data transfer must be

terminated by the generation of a STOP (SP) condition.

In order to read multiple bytes, it is necessary to assert the most significant bit of the sub-

address field. In other words, SUB(7) must be equal to 1 while SUB(6-0) represents the

address of first register to be read.

In the presented communication format MAK is Master acknowledge and NMAK is No

Master Acknowledge.

Default address

The SDO/SA0 pad can be used to modify the least significant bit of the device address. If

the SA0 pad is connected to a voltage supply, LSb is ‘1’ (ex. address 0011001b), else if the

SA0 pad is connected to ground, the LSb value is ‘0’ (ex address 0011000b).

The slave address is completed with a Read/Write bit. If the bit was ‘1’ (Read), a repeated

START (SR) condition will have to be issued after the two sub-address bytes. If the bit is ‘0’

(Write), the Master will transmit to the slave with the direction unchanged.

Table 16 and

Table 17 explain how the SAD+Read/Write bit pattern is composed, listing all the possible

configurations.

Linear acceleration address: the default (factory) 7-bit slave address is

001100xb

Angular rate sensor: the default (factory) 7-bit slave address is 110100xb

Table 16.

Linear acceleration SAD+Read/Write patterns

Command

SAD[6:1]

SAD[0] = SA0

R/W

SAD+R/W

Read

001100

00110001 (31h)

Write

001100

00110000 (30h)

Read

001100

00110011 (33h)

Write

001100

00110010 (32h)

Table 17.

Angular rate SAD+Read/Write patterns

Command

SAD[6:1]

SAD[0] = SA0

R/W

SAD+R/W

Read

110100

11010001 (D1h)

Write

110100

11010000 (D0h)

Read

110100

11010011 (D3h)

Write

110100

11010010 (D2h)

LSM330DLTR 数据表(PDF) 23 Page - STMicroelectronics

LSM330DLTR 数据表(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表下载

链接网址

LSM330DLTR 数据表(PDF) 23 Page - STMicroelectronics

LSM330DLTR 数据表(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表 下载

链接网址

数据表下载