| 数据搜索系统,热门电子元器件搜索 |
|
ADL5811ACPZ-R7 数据表(PDF) 4 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADL5811ACPZ-R7 数据表(HTML) 4 Page - Analog Devices |
|
4 / 28 page ![]() ADL5811 Rev. 0 | Page 4 of 28 TIMING CHARACTERISTICS Low logic level ≤ 0.4 V, and high logic level ≥ 1.4 V. Table 2. Serial Interface Timing Parameter Limit Unit Test Conditions/Comments t1 20 ns minimum LE setup time t2 10 ns minimum DATA-to-CLK setup time t3 10 ns minimum DATA-to-CLK hold time t4 25 ns minimum CLK high duration t5 25 ns minimum CLK low duration t6 10 ns minimum CLK-to-LE setup time t7 20 ns minimum LE pulse width Timing Diagram CLK DATA LE DB23 (MSB) DB22 DB2 DB1 (CONTROL BIT C2) (CONTROL BIT C3) DB0 (LSB) (CONTROL BIT C1) t2 t3 t7 t6 t1 t4 t5 Figure 2. Timing Diagram |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |