ADL5812ACPZ-R7 datasheet(24/28 Pages) AD

24 / 28 page

ADL5812

Rev. 0 | Page 24 of 28

Figure 61 illustrates the register map of the ADL5812. The

ADL5812 uses only Register 5. Because of this, set all of the

control bits to five. When set to 0, the MAIN ENB and DIV

ENB bits, DB7 and DB6, respectively, enable the part. By setting

one of these bits to 1, its channel is powered down. Either

channel can be powered down independently of the other. The

RFB IN CAP DAC and RFB OUT CAP DAC bits are used to

tune the RF balun. In most cases, they are tuned together with

the higher settings, 7, tuning for the low frequencies, and with

the lower settings, 0, tuning for the high frequencies. There are

times where it becomes advantageous to tune the input and

output of the RF balun separately and that ability is provided.

The LPF bits control the low-pass filter settings at the IF output.

The ability to tune the low-pass filter allows some trade-off

between gain, noise figure, and input IP3 with higher settings,

3, providing higher input IP3 at the cost of some gain and noise

figure and lower settings, 0, providing higher gain and lower NF

at the cost of lower input IP3. The VGS bits control the VGS

settings of the mixer core and allow further tuning of the device.

Table 11 lists the optimum settings characterized for each

frequency band. All register bits default to 0.

MAIN

ENB

DIV

ENB

DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9

DB8

DB7

DB6

DB5

DB4

DB3

DB2

DB1

DB0

VGS2 VGS1 VGS0 LPF1 LPF0

CDO2 DCDO1 CDO0

CDI2

CDI1 CDI0

MEN

DEN

C3(1) C2(0) C1(1)

RESERVED

CONTROL BITS

VGS

LPF

RFB OUT CAP DAC

RFB IN CAP DAC

RESERVED

DEN DIVERSITY ENABLE

DEVICE ENABLED

DEVICE DISABLED

MEN

MAIN ENABLE

DEVICE ENABLED

DEVICE DISABLED

CDO2 CDO1 CDO0 RF BALUN OUTPUT TUNING

CDI2 CDI1 CDI0 RF BALUN INTPUT TUNING

LPF1 LPF0 LOW PASS FILTER SETTING

VGS2 VGS1 VGS0

VGS SETTING

Figure 61. ADL5812 Register Maps

Table 11. Optimum Settings

RF Frequency (MHz)

LO Frequency (MHz)

VGS

LPF

RFB OUT CAP DAC

RFB IN CAP DAC

700

497

800

597

900

697

1000

797

1100

897

1200

997

1300

1097

1400

1197

1500

1297

1600

1397

1700

1497

1800

1597

1900

1697

2000

1797

2100

1897

2200

1997

2300

2097

2400

2197

2500

2297

2600

2397

2700

2497

2800

2597

ADL5812ACPZ-R7 数据表(PDF) 24 Page - Analog Devices

ADL5812ACPZ-R7 数据表(HTML) 24 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

数据表下载