数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AD9739ABBCZ 数据表(PDF) 62 Page - Analog Devices

部件名 AD9739ABBCZ
功能描述  11-/14-Bit, 2.5 GSPS
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9739ABBCZ 数据表(HTML) 62 Page - Analog Devices

Back Button AD9739ABBCZ Datasheet HTML 56Page - Analog Devices AD9739ABBCZ Datasheet HTML 57Page - Analog Devices AD9739ABBCZ Datasheet HTML 58Page - Analog Devices AD9739ABBCZ Datasheet HTML 59Page - Analog Devices AD9739ABBCZ Datasheet HTML 60Page - Analog Devices AD9739ABBCZ Datasheet HTML 61Page - Analog Devices AD9739ABBCZ Datasheet HTML 62Page - Analog Devices AD9739ABBCZ Datasheet HTML 63Page - Analog Devices AD9739ABBCZ Datasheet HTML 64Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 62 / 64 page
background image
AD9737A/AD9739A
Data Sheet
Rev. | Page 62 of 64
Table 29. Recommended SPI Initialization
Step
Address (Hex)
Write Value
Comments
1
0x00
0x00
Configure for the 4-wire SPI mode with MSB. Note that Bits[7:5] must be mirrored onto
Bits[2:0] because the MSB/LSB format can be unknown at power-up.
2
0x00
0x20
Software reset to default SPI values.
3
0x00
0x00
Clear the reset bit.
4
0x22
0x0F
Set the common-mode voltage of DACCLK_P and DACCLK_N inputs
5
0x23
0x0F
6
0x24
0x30
Configure the Mu controller.
7
0x25
0x80
8
0x27
0x44
9
0x28
0x6C
10
0x29
0xCB
11
0x26
0x02
12
0x26
0x03
Enable the Mu controller search and track mode.
13
Wait for 160 k × 1/fDATA cycles.
14
0x2A
Read back Register 0x2A and confirm that it is equal to 0x01 to ensure that the DLL loop
is locked. If it is not locked, return to Step 10 and repeat. Limit attempts to three before
breaking out of the loop and reporting a Mu lock failure.
15
Ensure that the AD9737A/AD9739A are fed with DCI clock input from the data source.
16
0x13
0x72
Set FINE_DEL_SKEW to 2.
17
0x10
0x00
Disable the data Rx controller before enabling it.
18
0x10
0x02
Enable the data Rx controller for loop and IRQ.
19
0x10
0x03
Enable the data Rx controller for search and track mode.
20
Wait for 135 k × 1/fDATA cycles.
21
0x21
Read back Register 0x21 and confirm that it is equal to 0x09 to ensure that the DLL loop
is locked and tracking. If it is not locked and tracking, return to Step 16 and repeat. Limit
attempts to three before breaking out of the loop and reporting an Rx data lock failure.
22
0x06
0x07
0x00
0x02
Optional: modify the TxDAC IOUTFS setting (the default is 20 mA).
23
0x08
0x00
Optional: modify the TxDAC operation mode (the default is normal mode).
C



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com