ADP1053ACPZ-R7 datasheet(64/84 Pages) AD

64 / 84 page

ADP1053

Data Sheet

Rev. A | Page 64 of 84

PWM OUTPUT TIMING REGISTERS

Figure 43 shows the timing of the rising and falling edges of the PWM outputs. Register 0xFE40 to Register 0xFE5F describe the

implementation and programming of the eight PWM signals that are output from the ADP1053. In Figure 43, OUTX is an example

of PWM timing without the 180° phase shift setting, and OUTY is an example of PWM timing with the 180° phase shift setting.

tRX

tFX

tRY

tFY

t0, START OF

SWITCHING CYCLE

tS, END OF

SWITCHING CYCLE

tS/2

OUTX

OUTY

Figure 43. PWM Output Timing Diagram

Table 86. Register 0xFE40/0xFE44/0xFE48/0xFE4C/0xFE50/0xFE54/0xFE58/0xFE5C—OUT1 to OUT8 Rising Edge Timing (MSBs)

Bits

Bit Name

R/W

Description

[7:0]

OUTX rising edge

timing (tRX), MSBs

R/W

This register contains the eight MSBs of the 12-bit tRX time. This value is always used with

Bits[7:4] of Register 0xFE42/0xFE46/0xFE4A/0xFE4E/0xFE52/0xFE56/0xFE5A/0xFE5E, which

contains the four LSBs of the tRX time. Each LSB corresponds to 5 ns resolution.

Table 87. Register 0xFE41/0xFE45/0xFE49/0xFE4D/0xFE51/0xFE55/0xFE59/0xFE5D—OUT1 to OUT8 Falling Edge Timing (MSBs)

Bits

Bit Name

R/W

Description

[7:0]

OUTX falling edge

timing (tFX), MSBs

R/W

This register contains the eight MSBs of the 12-bit tFX time. This value is always used with

Bits[3:0] of Register 0xFE42/0xFE46/0xFE4A/0xFE4E/0xFE52/0xFE56/0xFE5A/0xFE5E, which

contains the four LSBs of the tFX time. Each LSB corresponds to 5 ns resolution.

Table 88. Register 0xFE42/0xFE46/0xFE4A/0xFE4E/0xFE52/0xFE56/0xFE5A/0xFE5E—OUT1 to OUT8 Rising and Falling Edge

Timing (LSBs)

Bits

Bit Name

R/W

Description

[7:4]

OUTX rising edge

timing (tRX), LSBs

R/W

These bits contain the four LSBs of the 12-bit tRX time. This value is always used with the eight

bits of Register 0xFE40/0xFE44/0xFE48/0xFE4C/0xFE50/0xFE54/0xFE58/0xFE5C, which contains

the eight MSBs of the tRX time. Each LSB corresponds to 5 ns resolution.

[3:0]

OUTX falling edge

timing (tFX), LSBs

R/W

These bits contain the four LSBs of the 12-bit tFX time. This value is always used with the eight

bits of Register 0xFE41/0xFE45/0xFE49/0xFE4D/0xFE51/0xFE55/0xFE59/0xFE5D, which contains

the eight MSBs of the tFX time. Each LSB corresponds to 5 ns resolution.

ADP1053ACPZ-R7 数据表(PDF) 64 Page - Analog Devices

ADP1053ACPZ-R7 数据表(HTML) 64 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载

链接网址

ADP1053ACPZ-R7 数据表(PDF) 64 Page - Analog Devices

ADP1053ACPZ-R7 数据表(HTML) 64 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表 下载

链接网址

数据表下载