 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ADRF6807ACPZ-R7 数据表(PDF) 4 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADRF6807ACPZ-R7 数据表(HTML) 4 Page - Analog Devices |
|
|
4 / 36 page  ADRF6807 Data Sheet Rev. B | Page 4 of 36 Parameter Test Conditions/Comments Min Typ Max Unit SYNTHESIZER SPECIFICATIONS All synthesizer specifications measured with recommended settings provided in Figure 33 through Figure 40 Channel Spacing fPFD = 26 MHz 25 kHz PLL Bandwidth Can be adjusted with off-chip loop filter component values and RSET 67 kHz SPURS fLO = 900 MHz, fREF = 26 MHz, fPFD = 26 MHz, measured at baseband outputs with fBB = 50 MHz Reference Spurs fREF = 26 MHz, fPFD = 26 MHz −93 dBc fREF/2 −104 dBc fREF × 2 −85 dBc fREF × 3 −97 dBc PHASE NOISE (USING 67 kHz LOOP FILTER) fLO = 900 MHz, fREF = 26 MHz, fPFD = 26 MHz, measured at baseband outputs with fBB = 50 MHz At 1 kHz offset −104 dBc/Hz At 10 kHz offset −107 dBc/Hz At 100 kHz offset −111 dBc/Hz At 500 kHz offset −131 dBc/Hz At 1 MHz offset −138 dBc/Hz At 5 MHz offset −149 dBc/Hz At 10 MHz offset −152 dBc/Hz Integrated Phase Noise 1 kHz to 10 MHz integration bandwidth 0.13 °rms Phase Detector Frequency 20 26 40 MHz PHASE NOISE (USING 2.5 kHz LOOP FILTER) fLO = 900 MHz, fREF = 26 MHz, fPFD = 26 MHz, measured at baseband outputs with fBB = 50 MHz At 1 kHz offset −73 dBc/Hz At 10 kHz offset −90 dBc/Hz At 100 kHz offset −119 dBc/Hz At 500 kHz offset −135 dBc/Hz At 1 MHz offset −141 dBc/Hz At 5 MHz offset −150 dBc/Hz At 10 MHz offset −152 dBc/Hz PLL FIGURE OF MERIT (FOM) Measured with fREF = 26 MHz, fPFD = 26 MHz −215.4 dBc/Hz/Hz Measured with fREF = 104 MHz, fPFD = 26 MHz −220.9 dBc/Hz/Hz Phase Detector Frequency 20 26 40 MHz REFERENCE CHARACTERISTICS REFIN, MUXOUT pins REFIN Input Frequency Usable range 9 160 MHz REFIN Input Capacitance 4 pF MUXOUT Output Level VOL (lock detect output selected) 0.25 V VOH (lock detect output selected) 2.7 V REFOUT Duty Cycle 50 % CHARGE PUMP Pump Current 500 μA Output Compliance Range 1 2.8 V LOGIC INPUTS CLK, DATA, LE pins Input High Voltage, VINH 1.4 3.3 V Input Low Voltage, VINL 0 0.7 V Input Current, IINH/IINL 0.1 μA Input Capacitance, CIN 5 pF |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
