数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADV7619 数据表(PDF) 6 Page - Analog Devices

部件名 ADV7619
功能描述  Dual Port, Xpressview
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADV7619 数据表(HTML) 6 Page - Analog Devices

Back Button ADV7619 Datasheet HTML 2Page - Analog Devices ADV7619 Datasheet HTML 3Page - Analog Devices ADV7619 Datasheet HTML 4Page - Analog Devices ADV7619 Datasheet HTML 5Page - Analog Devices ADV7619 Datasheet HTML 6Page - Analog Devices ADV7619 Datasheet HTML 7Page - Analog Devices ADV7619 Datasheet HTML 8Page - Analog Devices ADV7619 Datasheet HTML 9Page - Analog Devices ADV7619 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 24 page
background image
ADV7619
Data Sheet
Rev. B | Page 6 of 2
4
DATA AND I2C TIMING CHARACTERISTICS
Table 3.
Parameter
Symbol
Test Conditions/Comments
Min
Typ
Max
Unit
CLOCK AND CRYSTAL
Crystal Frequency, XTAL
28.63636
MHz
Crystal Frequency Stability
±50
ppm
LLC Frequency Range
13.5
170
MHz
I2C PORTS
SCL Frequency
400
kHz
SCL Minimum Pulse Width High1
t1
600
ns
SCL Minimum Pulse Width Low1
t2
1.3
μs
Start Condition Hold Time1
t3
600
ns
Start Condition Setup Time1
t4
600
ns
SDA Setup Time1
t5
100
ns
SCL and SDA Rise Time1
t6
300
ns
SCL and SDA Fall Time1
t7
300
ns
Stop Condition Setup Time1
t8
0.6
μs
RESET FEATURE
Reset Pulse Width
5
ms
CLOCK OUTPUTS
LLC Mark-Space Ratio1
t9:t10
45:55
55:45
% duty cycle
DATA AND CONTROL OUTPUTS1, 2
Data Output Transition Time
t11
End of valid data to negative LLC edge
1.0
ns
t12
Negative LLC edge to start of valid data
0.1
ns
I2S PORT, MASTER MODE1
SCLK Mark-Space Ratio
t15:t16
45:55
55:45
% duty cycle
LRCLK Data Transition Time
t17
End of valid data to negative SCLK edge
10
ns
t18
Negative SCLK edge to start of valid data
10
ns
I2Sx Data Transition Time
t19
End of valid data to negative SCLK edge
5
ns
t20
Negative SCLK edge to start of valid data
5
ns
1 Data guaranteed by characterization.
2 DLL bypassed on clock path.
Timing Diagrams
SDA
SCL
t5
t3
t4
t8
t6
t7
t2
t1
t3
Figure 3. I2C Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com