| 数据搜索系统,热门电子元器件搜索 |
|
SSM2518CBZ-R7 数据表(PDF) 37 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
SSM2518CBZ-R7 数据表(HTML) 37 Page - Analog Devices |
|
37 / 48 page ![]() Data Sheet SSM2518 Rev. A | Page 37 of 48 DRC CONTROL 2 REGISTER Address: 0x0B, Reset: 0x5B, Name: DRC_Control_2 Table 24. Bit Descriptions for DRC_Control_2 Bits Bit Name Settings Description Reset Access [7:4] PEAK_ATT DRC Peak Detector Attack Time. 0x5 RW 0000 0 ms 0001 0.09 ms 0010 0.19 ms 0011 0.37 ms 0100 0.75 ms 0101 1.5 ms 0110 3 ms 0111 6 ms 1000 12 ms 1001 24 ms 1010 48 ms 1011 96 ms 1100 192 ms 1101 384 ms 1110 768 ms 1111 1.536 sec [3:0] PEAK_REL DRC Peak Detector Release Time. 0xB RW 0000 0 ms 0001 1.5 ms 0010 3 ms 0011 6 ms 0100 12 ms 0101 24 ms 0110 48 ms 0111 96 ms |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |