数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS8530-ASOT 数据表(PDF) 26 Page - ams AG

部件名 AS8530-ASOT
功能描述  LIN Transceiver with Integrated Voltage Regulator and MCU Interface for Automotive Applications
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSCO [ams AG]
网页  http://www.ams.com
标志 AMSCO - ams AG

AS8530-ASOT 数据表(HTML) 26 Page - ams AG

Back Button AS8530-ASOT Datasheet HTML 22Page - ams AG AS8530-ASOT Datasheet HTML 23Page - ams AG AS8530-ASOT Datasheet HTML 24Page - ams AG AS8530-ASOT Datasheet HTML 25Page - ams AG AS8530-ASOT Datasheet HTML 26Page - ams AG AS8530-ASOT Datasheet HTML 27Page - ams AG AS8530-ASOT Datasheet HTML 28Page - ams AG AS8530-ASOT Datasheet HTML 29Page - ams AG AS8530-ASOT Datasheet HTML 30Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 32 page
background image
www.austriamicrosystems.com/Lin_CompanionIC/AS8530
Revision 1.1
26 - 32
AS8530
Datasheet - Application In form atio n
8.8 Control and Diagnosis Registers
The serial interface can be used as interface between the ASSP AS8530 and an external micro-controller. The interface is a slave and only the
micro-controller can start the communication. This interface will be used for device configuration, entering into test mode and carrying out
diagnostic options. Refer to Table 8 for details on the configuration registers.
8.8.1 Definition of Control and Status Registers
A total of 32 control, diagnosis and test registers, each of 8-bit can be accessed using the 2-wire serial interface. Table 8 provides a description
of all control and status registers.
Table 8. Configuration Registers
Address
Register Name
POR Value
RD / WR
Description
Control and Configuration Register
0 x 03
Device Configuration
Register
On POR_VCC
0000_1111
RD / WR
D0 Reserved
D1 Reserved
D2 Reserved
D3 Enable / Disable LIN Transceiver
0
Disabled
1
Enabled
D7…D4 Reserved
0 x 04
Device Control Register On POR_VSUP
0000_0001
RD / WR D7... D1 Reserved
0 x 05
Temporary Shutdown
Register
On POR_VCC
0000_0000
RD / WR
D0 Temporary shutdown control bit
0
No Temporary shutdown
1
Enter into Temporary shutdown
D7…D1 Reserved
0 x 06
Window Watch Dog
Trigger Register
On POR_VCC
0000_0000
WR
D0 Window Watch Dog Trigger
This bit will be set by MCU to indicate trigger event. If this trigger
occurs outside the Window of Watch dog counter, then RESET signal
is asserted. Also on this trigger WWD counter is restarted and this bit
will be cleared internally within 2 cycles of 128KHz clock.
D7 … D1 Reserved
0 x 07
Low Side Driver Data
Register
On POR_VCC
0000_0000
RD / WR D7 … D0 Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com