MPC8569E datasheet(83/127 Pages) FREESCALE

83 / 127 page

High-Speed SerDes Interfaces (HSSI)

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1

Freescale Semiconductor

Figure 42. Single-Ended Reference Clock Input DC Requirements

2.9.2.4

AC Requirements for SerDes Reference Clocks

The following table lists AC requirements for the PCI Express, SGMII, and Serial RapidIO SerDes reference clocks to be

guaranteed by the customer’s application design.

Table 48. SD_REF_CLK and SD_REF_CLK Input Clock Requirements

At recommended operating conditions with ScoreVDD = 1.0 V ± 3%. and 1.1 V ± 3%

Parameter

Symbol

Min

Typ

Max

Unit

Notes

SD_REF_CLK/SD_REF_CLK frequency range

tCLK_REF

—100/125

—

MHz

SD_REF_CLK/SD_REF_CLK clock frequency

tolerance

tCLK_TOL

–350

—

350

ppm

—

SD_REF_CLK/SD_REF_CLK reference clock duty

cycle

tCLK_DUTY

SD_REF_CLK/SD_REF_CLK max deterministic

peak-peak jitter at 10-6 BER

tCLK_DJ

——

SD_REF_CLK/SD_REF_CLK total reference clock

jitter at 10-6 BER (peak-to-peak jitter at refClk input)

tCLK_TJ

—

2, 7

SD_REF_CLK/SD_REF_CLK rising/falling edge rate

tCLKRR/tCLKFR

1—4

V/ns

3, 7

SD_REF_CLK

400 mV < SD_REF_CLK Input Amplitude < 800 mV

MPC8569E 数据表(PDF) 83 Page - Freescale Semiconductor, Inc

MPC8569E 数据表(HTML) 83 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载