数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SP334 数据表(PDF) 8 Page - Sipex Corporation

部件名 SP334
功能描述  Programmable RS-232/RS-485 Transceiver
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SIPEX [Sipex Corporation]
网页  http://www.sipex.com
标志 SIPEX - Sipex Corporation

SP334 数据表(HTML) 8 Page - Sipex Corporation

Back Button SP334 Datasheet HTML 4Page - Sipex Corporation SP334 Datasheet HTML 5Page - Sipex Corporation SP334 Datasheet HTML 6Page - Sipex Corporation SP334 Datasheet HTML 7Page - Sipex Corporation SP334 Datasheet HTML 8Page - Sipex Corporation SP334 Datasheet HTML 9Page - Sipex Corporation SP334 Datasheet HTML 10Page - Sipex Corporation SP334 Datasheet HTML 11Page - Sipex Corporation SP334 Datasheet HTML 12Page - Sipex Corporation  
Zoom Inzoom in Zoom Outzoom out
 8 / 12 page
background image
SP334DS/10
Programmable RS-232/RS-485 Transceiver
© Copyright 2000 Sipex Corporation
8
THEORY OF OPERATION
The SP334 is made up of four separate circuit
blocks — the charge pump, drivers, receivers,
and decoder. Each of these circuit blocks is
described in more detail below.
Charge–Pump
The charge pump is a Sipex–patented design
(U.S. 5,306,954) and uses a unique approach
compared to older less–efficient designs. The
charge pump still requires four external
capacitors, but uses a four–phase voltage
shifting technique to attain symmetrical 10V
power supplies. Figure 17(a) shows the
waveform found on the positive side of capcitor
C2, and figure 17(b) shows the negative side of
capcitor C2. There is a free–running oscillator
that controls the four phases of the voltage
shifting. A description of each phase follows.
Phase 1
— V
SS charge storage —During this phase of
the clock cycle, the positive side of capacitors
C
1 and C2 are initially charged to +5V. Cl
+ is
then switched to ground and charge on C
1
is
transferred to C
2
. Since C
2
+ is connected to
+5V, the voltage potential across capacitor C
2
is now 10V.
Phase 2
— V
SS transfer — Phase two of the clock
connects the negative terminal of C
2 to the VSS
storage capacitor and the positive terminal of C
2
to ground, and transfers the generated –l0V to
C
3. Simultaneously, the positive side of capaci-
tor C
1 is switched to +5V and the negative side
is connected to ground.
Phase 3
— V
DD charge storage — The third phase of the
clock is identical to the first phase — the charge
transferred in C
1 produces –5V in the negative
terminal of C
1, which is applied to the negative
side of capacitor C
2. Since C2
+ is at +5V, the
voltage potential across C
2 is l0V.
Phase 4
— V
DD transfer — The fourth phase of the
clock connects the negative terminal of C
2 to
ground and transfers the generated l0V across
C
2 to C4, the VDD storage capacitor. Again,
simultaneously with this, the positive side of
Figure 13. Charge Pump Phase 1.
Figure 14a. Charge Pump Phase 2.
capacitor C
1 is switched to +5V and the negative
side is connected to ground, and the cycle begins
again.
Since both V+ and Vare separately generated
from V
CC in a no–load condition, V+ and V
will
be symmetrical. Older charge pump approaches
that generate Vfrom V+ will show a decrease
in the magnitude of Vcompared to V+ due to
the inherent inefficiencies in the design.
The clock rate for the charge pump typically
operates at 15kHz. The external capacitors
must be a minimum of 0.1
µF with a 16V
breakdown rating.
External Power Supplies
For applications that do not require +5V only,
external supplies can be applied at the V+ and
Vpins. The value of the external supply volt-
ages must be no greater than
±l0V. The current
drain for the
±10V supplies is used for RS232.
For the RS-232 driver the current requirement
will be 3.5mA per driver. The external power
supplies should provide a power supply se-
quence of :+l0V, then +5V, followed by –l0V.
Drivers
The SP334 has three independent RS-232 single-
ended drivers and two differential RS-485
drivers. Control for the mode selection is done
by the RS-232/RS-485 select pin. The drivers
are pre-arranged such that for each mode of
VCC = +5V
–5V
–5V
+5V
VSS Storage Capacitor
VDD Storage Capacitor
C1
C2
C3
C4
+
+
++
VCC = +5V
–10V
VSS Storage Capacitor
VDD Storage Capacitor
C1
C2
C3
C4
+
+
++



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com