3

SP705DS/09

SP705 Low Power Microprocessor Supervisory Circuits

© Copyright 2000 Sipex Corporation

R

E

T

E

M

A

R

A

P.

N

I

M.

P

Y

T.

X

A

MS

T

I

N

US

N

O

I

T

I

D

N

O

C

e

g

a

t

l

o

V

t

u

p

t

u

O

O

D

WV

C

C

5

.

1

-

0

4

.

0

V

I

E

C

R

U

O

S

0

0

8

=

µA

I

K

N

I

S

A

m

2

.

3

=

R

Mt

n

e

r

r

u

C

p

U

-

ll

u

P0

0

10

5

20

0

6

µAR

MV

0

=

R

Mt

,

h

t

d

i

W

e

s

l

u

P

R

M

0

5

1s

n

R

Md

l

o

h

s

e

r

h

T

t

u

p

n

I

W

O

L

H

G

I

H0

.

2

8

.

0V

R

Mt

,

y

a

l

e

D

t

u

O

t

e

s

e

R

o

t

D

M

0

5

2s

n2

e

t

o

N

d

l

o

h

s

e

r

h

T

t

u

p

n

I

I

F

P0

2

.

15

2

.

10

3

.

1V

V

C

C

V

5

=

t

n

e

r

r

u

C

t

u

p

n

I

I

F

P0

0

.

5

2

-1

0

.

00

0

.

5

2A

n

O

F

Pe

g

a

t

l

o

V

t

u

p

t

u

OV

C

C

5

.

1

-

4

.

0

VI

E

C

R

U

O

S

0

0

8

=

µA

I

K

N

I

S

A

m

2

.

3

=

Note 1: The input voltage limits on PFI and MR can be exceeded if the input current is less than 10mA.

Note 2: Applies to both RESET in the SP705-SP708 and RESET in the SP707/708/813L/813M.

SPECIFICATIONS

V

SP705

SP706

SP813L

SP813M

1

8

7

6

5

4

3

2

1

MR

GND

PFI

WDO

RESET / RESET*

WDI

PFO

SP707

SP708

1

8

7

6

5

4

3

2

1

MR

GND

PFI

RESET

RESET

N.C.

PFO

SP705

SP706

SP813L

SP813M

1

8

7

6

5

4

3

2

1

WDO

MR

WDI

PFO

PFI

GND

SP707

SP708

1

8

7

6

5

4

3

2

1

RESET

RESET

MR

N.C.

PFO

PFI

GND

RESET / RESET*

DIP and SOIC

µSOIC

Figure 1. Pinouts

* SP813L/M only

* SP813L/M only