| 数据搜索系统,热门电子元器件搜索 |
|
L6472PD 数据表(PDF) 18 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L6472PD 数据表(HTML) 18 Page - STMicroelectronics |
|
18 / 69 page ![]() Pin connection L6472 18/69 Doc ID 022729 Rev 1 3 STBY\RST Logic input Standby and reset pin. LOW logic level resets the logic and puts the device into standby mode. If not used, it should be connected to VDD 25 STCK Logic input Step-clock input EPAD Exposed pad Ground Internally connected to PGND, AGND and DGND pins Table 6. Pin description (continued) No. Name Type Function |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |