TUSB7320 datasheet(21/115 Pages) TI1

21 / 115 page

VDD11

PERST#

VDDA_3P3

and VDD33

PCIE_REFCLK

GRST#

TUSB7320, TUSB7340

www.ti.com

SLLSE76J – MARCH 2011 – REVISED MAY 2012

FEATURE/PROTOCOL DESCRIPTIONS

3.1

Power-Up/-Down Sequencing

The host controller contains both 1.1-V and 3.3-V power terminals. The following power-up and power-

down sequences describe how power is applied to these terminals.

In addition, the host controller has three resets: PERST#, GRST#, and an internal power- on reset. These

resets are fully described in the next section. The following power-up and power-down sequences

describe how PERST# is applied to the host controller.

The application of the PCI Express reference clock (PCIE_REFCLK) is important to the power-up/-down

sequence and is included in the following power-up and power-down descriptions.

3.1.1

Power-Up Sequence

1. Assert PERST# to the device.

2. Apply 1.1-V and 3.3-V voltages.

3. GRST# must remain asserted until both the 1.1-V and 3.3-V voltages have reached the minimum

recommended operating voltage, see Section 11.2.

4. Apply a stable PCI Express reference clock.

5. To meet PCI Express specification requirements, PERST cannot be deasserted until the following two

delay requirements are satisfied:

Wait a minimum of 100 µs after applying a stable PCI Express reference clock. The 100-µs limit satisfies

the requirement for stable device clocks by the de-assertion of PERST.

Wait a minimum of 100 ms after applying power. The 100-ms limit satisfies the requirement for stable

power by the de-assertion of PERST.

See the power-up sequencing diagram in Figure 3-1.

Figure 3-1. Power-Up Sequence

FEATURE/PROTOCOL DESCRIPTIONS

Submit Documentation Feedback

Product Folder Link(s): TUSB7320 TUSB7340

TUSB7320 数据表(PDF) 21 Page - Texas Instruments

TUSB7320 数据表(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载