数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TMP100MDBVREP 数据表(PDF) 12 Page - Texas Instruments

Click here to check the latest version.
部件名 TMP100MDBVREP
功能描述  DIGITAL TEMPERATURE SENSOR WITH I2C INTERFACE
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TMP100MDBVREP 数据表(HTML) 12 Page - Texas Instruments

Back Button TMP100MDBVREP Datasheet HTML 8Page - Texas Instruments TMP100MDBVREP Datasheet HTML 9Page - Texas Instruments TMP100MDBVREP Datasheet HTML 10Page - Texas Instruments TMP100MDBVREP Datasheet HTML 11Page - Texas Instruments TMP100MDBVREP Datasheet HTML 12Page - Texas Instruments TMP100MDBVREP Datasheet HTML 13Page - Texas Instruments TMP100MDBVREP Datasheet HTML 14Page - Texas Instruments TMP100MDBVREP Datasheet HTML 15Page - Texas Instruments TMP100MDBVREP Datasheet HTML 16Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 22 page
background image
TMP100−EP, TMP101−EP
DIGITAL TEMPERATURE SENSOR
WITH I2C INTERFACE
SGLS254A − JULY 2005 - REVISED APRIL 2010
12
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
SMBus alert function
The TMP101 supports the SMBus Alert function. When the TMP101 is operating in Interrupt Mode (TM = 1),
the ALERT pin of the TMP101 may be connected as an SMBus Alert signal. When a master senses that an
ALERT condition is present on the ALERT line, the master sends an SMBus Alert command (00011001) on the
bus. If the ALERT pin of the TMP101 is active, the TMP101 acknowledges the SMBus Alert command and
responds by returning its slave address on the SDA line. The eighth bit (LSB) of the slave address byte indicates
if the temperature exceeding THIGH or falling below TLOW caused the ALERT condition. For POL = 0, this bit
will be LOW if the temperature is greater than or equal to THIGH. This bit will be HIGH if the temperature is less
than TLOW. The polarity of this bit will be inverted if POL = 1. See Figure 8 for details of this sequence.
If multiple devices on the bus respond to the SMBus Alert command, arbitration during the slave address portion
of the SMBus alert command determines which device clears its ALERT status. If the TMP101 wins the
arbitration, its ALERT pin becomes inactive at the completion of the SMBus Alert command. If the TMP101 loses
the arbitration, its ALERT pin remains active.
The TMP100 also responds to the SMBus ALERT command if its TM bit is set to 1. Since it does not have an
ALERT pin, the master needs to periodically poll the device by issuing an SMBus Alert command. If the TMP100
has generated an ALERT, it acknowledges the SMBus Alert command and returns its slave address in the next
byte.
general call
The TMP100 and TMP101 respond to the I2C General Call address (0000000) if the eighth bit is 0. The device
acknowledges the general call address and responds to commands in the second byte. If the second byte is
00000100, the TMP100 and TMP101 latch the status of their address pins, but will not reset. If the second byte
is 00000110, the TMP100 and TMP101 latch the status of their address pins and reset their internal registers.
high-speed mode
In order for the I2C bus to operate at frequencies above 400 kHz, the master device must issue an Hs-mode
master code (00001XXX) as the first byte after a START condition to switch the bus to high-speed operation.
The TMP100 and TMP101 will not acknowledge this byte as required by the I2C specification, but switch their
input filters on SDA and SCL and their output filters on SDA to operate in Hs-mode, allowing transfers at up to
3.4 MHz. After the Hs-mode master code has been issued, the master transmits an I2C slave address to initiate
a data transfer operation. The bus continues to operate in Hs-mode until a STOP condition occurs on the bus.
Upon receiving the STOP condition, the TMP100 and TMP101 switch their input and output filters back to
fast-mode operation.
timing diagrams
The TMP100 and TMP101 are I2C and SMBus compatible. Figure 5 through Figure 8 describe the various
operations on the TMP100 and TMP101. Bus definitions are given below. Parameters for Figure 5 are defined
in Table 13.
Bus Idle: Both SDA and SCL lines remain high.
Start Data Transfer: A change in the state of the SDA line, from high-to-low, while the SCL line is high, defines
a START condition. Each data transfer is initiated with a START condition.
Stop Data Transfer: A change in the state of the SDA line from low-to-high while the SCL line is high defines
a STOP condition. Each data transfer is terminated with a repeated START or STOP condition.
Data Transfer: The number of data bytes transferred between a START and a STOP condition is not limited
and is determined by the master device. The receiver acknowledges the transfer of data.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com