数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETX3270 数据表(PDF) 34 Page - Texas Instruments

部件名 TNETX3270
功能描述  ThunderSWITCHE 24/3 ETHERNETE SWITCH WITH 24 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETX3270 数据表(HTML) 34 Page - Texas Instruments

Back Button TNETX3270 Datasheet HTML 30Page - Texas Instruments TNETX3270 Datasheet HTML 31Page - Texas Instruments TNETX3270 Datasheet HTML 32Page - Texas Instruments TNETX3270 Datasheet HTML 33Page - Texas Instruments TNETX3270 Datasheet HTML 34Page - Texas Instruments TNETX3270 Datasheet HTML 35Page - Texas Instruments TNETX3270 Datasheet HTML 36Page - Texas Instruments TNETX3270 Datasheet HTML 37Page - Texas Instruments TNETX3270 Datasheet HTML 38Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 66 page
background image
TNETX3270
ThunderSWITCH
™ 24/3 ETHERNET™ SWITCH
WITH 24 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS
SPWS043B – NOVEMBER 1997 – REVISED APRIL 1999
34
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
10-/100-Mbit/s MAC interfaces (ports 24–26)
Unlike the 10-Mbit/s ports, each 10-/100-Mbit/s port has a dedicated set of signals to interface to its PHY.
Table 12 shows how a TNETE2101 10-/100-Mbit/s PHY would be connected to one of the 10-/100-Mbit/s ports
of TNETX3270.
Table 12. 10-/100-Mbit/s Interface Connections
SWITCH
TERMINAL
TNETE2101
TERMINAL
MxxTCLK
MTCLK
MxxTXD3
MTXD3
MxxTXD2
MTXD2
MxxTXD1
MTXD1
MxxTXD0
MTXD0
MxxTXEN
MTXEN
MxxTXER
MTXER
MxxCOL
MCOL
MxxCRS
MCRS
MxxRCLK
MRCLK
MxxRXD3
MRXD3
MxxRXD2
MRXD2
MxxRXD1
MRXD1
MxxRXD0
MRXD0
MxxRXDV
MRXDV
MxxRXER
MRXER
MxxLINK
SLINK
MDCLK
MDCLK
MDIO
MDIO
MRESET
MRST
Where xx = 24, 25, or 26, y = 0–3
Other differences from the 10-Mbit/s ports are noted in following paragraphs.
10-/100-Mbit/s port configuration
The 100-Mbit/s ports (24–26) can negotiate with the PHY (speed and duplex) at power-up via the EEPROM
contents using the MxxFORCE10 and MxxFORCEHD terminals, respectively.
Each of these terminals (per port):
D Has an integral 50-µA current-source pullup resistor. The system designer must decide if this is sufficient
to achieve a logic-1 level in a timely manner or if an external supplementary resistor is required.
D Has a strong open-drain pulldown transistor, which is enabled by setting to 1 the appropriate bit in the
Portxcontrol register.
D Is connected (via synchronization logic) to the appropriate bit in the Portxstatus register. These bits directly
control the configuration of the ports.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com