数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ST7580 数据表(PDF) 7 Page - STMicroelectronics

部件名 ST7580
功能描述  FSK, PSK multi-mode power line networking system-on-chip
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7580 数据表(HTML) 7 Page - STMicroelectronics

Back Button ST7580 Datasheet HTML 3Page - STMicroelectronics ST7580 Datasheet HTML 4Page - STMicroelectronics ST7580 Datasheet HTML 5Page - STMicroelectronics ST7580 Datasheet HTML 6Page - STMicroelectronics ST7580 Datasheet HTML 7Page - STMicroelectronics ST7580 Datasheet HTML 8Page - STMicroelectronics ST7580 Datasheet HTML 9Page - STMicroelectronics ST7580 Datasheet HTML 10Page - STMicroelectronics ST7580 Datasheet HTML 11Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 33 page
background image
ST7580
Pin connection
Doc ID 022644 Rev 1
7/33
27
VDD_REG_1V8
Power
-
-
1.8 V digital supply / internal regulator output.
Externally accessible for filtering purposes only
28
VDDIO
Power
-
-
3.3 V - 5 V I/O supply
29
NC
-
-
-
Not used, leave floating
30
NC
-
-
-
Not used, leave floating
31
RESERVED0
Power
-
-
Pull-up to VDDIO.
32
NC
-
-
-
Not used, leave floating
33
GND
Power
-
-
Digital ground
34
VDDIO
Power
-
-
3.3 V – 5 V I/O supply
35
VSSA
Power
-
-
Analog ground
36
CL_SEL
Digital output
High Z
Disabled Current limit resistor selection output
37
PL_RX_ON
Digital output
High Z
Disabled Reception in progress output
38
T_REQ
Digital input
High Z
Disabled UART communication control line
39
BR1
Digital input
High Z
Disabled UART baud rate selection (sampled after each reset
event) see Table 3.
40
BR0
Digital Input
High Z
Disabled
41
PL_TX_ON
Digital output
High Z
Disabled Transmission in progress output
42
RESERVED1
-
-
-
Pull up to VDDIO
43
RESERVED2
-
-
-
Pull up to VDDIO
44
RESERVED3
-
-
-
Pull up to VDDIO
45
GND
Power
-
-
Digital ground
46
VDD
Power
-
-
1.8 V digital supply
47
RESERVED4
-
-
-
Connect to VDDIO
48
RESERVED5
-
-
-
Pull up to VDDIO
-
Exposed pad
-
-
-
Electrically connected to VSSA. It is recommended
that the exposed pad be thermally connected to a
copper ground plane for enhanced electrical and
thermal performance.
Table 2.
Pin description (continued)
Pin
Name
Type
Reset state
Internal
Pull-up
Description
Table 3.
UART baud rate selection
BR0
BR1
Baud rate
0
0
9600
0
1
19200
1
0
38400
1
1
57600



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com