| 数据搜索系统,热门电子元器件搜索 |
|
WM8523 数据表(PDF) 21 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8523 数据表(HTML) 21 Page - Wolfson Microelectronics plc |
|
21 / 51 page ![]() Production Data WM8523 w PD, Rev 4.1, August 2011 21 DIGITAL AUDIO INTERFACE The digital audio interface is used for inputting audio data to the WM8523. The digital audio interface uses three pins: • DACDAT: DAC data input • LRCLK: Left/Right data alignment clock • BCLK: Bit clock, for synchronisation In software control mode, all interface data formats and modes of operation can be selected. In hardware control mode, only a subset of formats and modes are supported – see the Hardware Interface Control section on page 32 for details. MASTER AND SLAVE MODE OPERATION The WM8523 digital audio interface can operate as a master or as a slave as shown in Figure 14 and Figure 15. Figure 14 Slave Mode Figure 15 Master Mode INTERFACE FORMATS The WM8523 supports five different audio data formats: • Left justified • Right justified • I2S • DSP Mode A • DSP Mode B PCM operation is supported using the DSP mode. All seven of these modes are MSB first. They are described in Audio Data Formats on page 22. Refer to the “Electrical Characteristics” section for timing information. Refer to Table 10 for interface control format register settings. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |