数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ACE24C02AFMTH 数据表(PDF) 6 Page - ACE Technology Co., LTD.

部件名 ACE24C02AFMTH
功能描述  Two-wire Serial EEPROM
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ACE [ACE Technology Co., LTD.]
网页  http://www.ace-ele.com
标志 ACE - ACE Technology Co., LTD.

ACE24C02AFMTH 数据表(HTML) 6 Page - ACE Technology Co., LTD.

Back Button ACE24C02AFMTH Datasheet HTML 2Page - ACE Technology Co., LTD. ACE24C02AFMTH Datasheet HTML 3Page - ACE Technology Co., LTD. ACE24C02AFMTH Datasheet HTML 4Page - ACE Technology Co., LTD. ACE24C02AFMTH Datasheet HTML 5Page - ACE Technology Co., LTD. ACE24C02AFMTH Datasheet HTML 6Page - ACE Technology Co., LTD. ACE24C02AFMTH Datasheet HTML 7Page - ACE Technology Co., LTD. ACE24C02AFMTH Datasheet HTML 8Page - ACE Technology Co., LTD. ACE24C02AFMTH Datasheet HTML 9Page - ACE Technology Co., LTD. ACE24C02AFMTH Datasheet HTML 10Page - ACE Technology Co., LTD. Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 15 page
background image
ACE24C02A
Two-wire Serial EEPROM
VER 1.4
6
Stop Condition:
A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command
will place the EEPROM in a standby power mode (refer to Figure 5).
Acknowledge:
All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The
EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word. The
happens during the ninth clock cycle. Following receipt each word from the EEPROM, the
microcontroller should send a zero to EEPROM and continue to output the next data word or send a
stop condition to finish the read cycle.
Standby Mode :
The ACE24C02A features a low-power standby mode which is enabled: (a) upon power-up and (b) after
the receipt of the stop bit and the completion of any internal operations.
Device Reset :
After an interruption in protocol power loss or system reset, any two-wire part can be protocol reset by following
these steps:
1. Clock up to 9 cycles.
2. Look for SDA high in each cycle while SCL is high and then.
3. Create a start condition as SDA is high.
Bus Timing
Figure 2.SCL: Serial Clock, SDA: Serial Data I/O



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com