| 数据搜索系统,热门电子元器件搜索 |
|
ARA2000 数据表(PDF) 12 Page - ANADIGICS, Inc |
|
|
|||||||||||||||||||||||||||||
ARA2000 数据表(HTML) 12 Page - ANADIGICS, Inc |
|
12 / 21 page ![]() 12 Data Sheet - Rev 2.3 04/2011 ARA2000 table 6: programming Word loGic pRoGRAMMinG table 7: data description table 8: device Address programming instructions The programming word is set through a 16 bit shift register via the data, clock and enable lines. The data is entered in order with the most significant bit (MSB) first and the least significant bit (LSB) last. The enable line must be low for the duration of the data entry, then set high to latch the shift register. The rising edge of the clock pulse shifts each data value into the register. The device is selected when the logic inputs at pins 16 and 15 match the values of data bits C1 and C0, respectively. dAtA Bit d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 Value P7 P6 P5 P4 P3 P2 P1 P0 0 0 0 1 C1 C0 1 1 VAlue function ( 1 = on, 0 = bypass) P7 N/A P6 N/A P5 32 dB Attenuator Bit P4 16 dB Attenuator Bit P3 8 dB Attenuator Bit P2 4 dB Attenuator Bit P1 2 dB Attenuator Bit P0 1 dB Attenuator Bit loGic leVel input to AddRess deVice c1 c0 pin 16 (c1) pin 15 (c0) 0 0 0 0 1 0 1 0 0 1 0 1 1 1 1 1 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |