AD8170ARZ-R7 datasheet(3/16 Pages) AD

3 / 16 page

–3–

REV. 0

AD8170/AD8174

AD8170A/AD8174A

Parameter

Conditions

Min

Typ

Max

Units

INPUT CHARACTERISTICS

Input Resistance

(+) Switch Input

1.7

Ω

(–) Buffer Input

100

Ω

Input Capacitance

Channel Enabled (R Package)

1.1

Channel Disabled (R Package)

1.1

Input Voltage Range

±3.3

Input Common-Mode Rejection Ratio

+CMRR,

∆V

CM = 1 V

–CMRR,

∆V

CM = 1 V

OUTPUT CHARACTERISTICS

Output Voltage Swing

RL = 1 kΩ, TMIN–TMAX

±4.0

±4.26

RL = 150 Ω, TMIN–TMAX

±3.5

±4.0

Output Current

RL = 10 Ω

Short Circuit Current

180

Output Resistance

Enabled

Ω

Disabled (AD8174)

Ω

Output Capacitance

Disabled (AD8174)

7.5

POWER SUPPLY

Operating Range

±4

±6V

Power Supply Rejection Ratio

+PSRR

+VS = +4.5 V to +5.5 V, –VS = –5 V

TMIN–TMAX

Power Supply Rejection Ratio

–PSRR

–VS = –4.5 V to –5.5 V, +VS= +5 V

TMIN–TMAX

Quiescent Current

All Channels “ON”, TMIN–TMAX

8.7/9.7

11/13

AD8174 Disabled, TMIN–TMAX

4.1

AD8174 Shutdown, TMIN–TMAX

1.5

2.5

OPERATING TEMPERATURE RANGE

–40

+85

°C

NOTES

1Shutdown (SD) and ENABLE pins are grounded (AD8174). IN0 (or IN2) = +0.5 V dc, IN1 (or IN3) = –0.5 V dc. SELECT (A0 or A1 for AD8174) input is

driven with 0 V to +5 V pulse. Measure transition time from 50% of SELECT (A0 or A1) input value (+2.5 V) and 10% (or 90%) of the total output voltage transi-

tion from IN0 (or IN2) channel voltage (+0.5 V) to IN1 (or IN3 = –0.5 V) or vice versa.

2AD8174 only. Shutdown (SD) pin is grounded. ENABLE pin is driven with 0 V to +5 V pulse (5 ns rise and fall times). State of A0 and A1 logic inputs determines

which channel is activated (i.e., if A0 = Logic 0 and A1 = Logic 1, then IN2 input is selected). Set IN0 (or IN2) = +0.5 V dc, IN1 (or IN3) = –0.5 V dc, and mea-

sure transition time from 50% of ENABLE pulse (+2.5 V) to 90% of the total output voltage change. In Figure 5,

∆t

OFF is the disable time,

∆t

ON is the enable time.

3AD8174 only. ENABLE pin is grounded. Shutdown (SD) pin is driven with 0 V to +5 V pulse (5 ns rise and fall times). State of A0 and A1 logic inputs determines

which channel is activated (i.e., if A0 = Logic 1 and A1 = Logic O, then IN1 input is selected). Set IN0 (or IN2) = +0.5 V dc, IN1 (or IN3) = –0.5 V dc, and mea-

sure transition time from 50% of SD pulse (+2.5 V) to 90% of the total output voltage change. In Fig ure 6,

∆t

OFF is the shutdown assert time ,

∆t

ON is the shutdown

release time.

4All inputs are grounded. SELECT (A0 or A1 for AD8174) input is driven with 0 V to +5 V pulse. The outputs are monitored. Speeding the edges of the SELECT

(A0 or A1) pulse increases the glitch magnitude due to coupling via the ground plane.

5Bandwidth of the multiplexer is dependent upon the resistor feedback network. Refer to Table III for recommended feedback component values, which give the best

compromise between a wide and a flat frequency response.

6Select input(s) that is (are) not being driven (i.e., if SELECT is Logic 1, activated input is IN1; in AD8174, if A0 = Logic 0, A1 = Logic 1, activated input is IN2).

Drive all other inputs with VIN = 0.707 V rms, and monitor output at f = 5 MHz and 30 MHz; RL = 100

Ω (see Figure 13).

7AD8174 only. Shutdown (SD) pin is grounded. Mux is disabled, (i.e., ENABLE = Logic 1) and all inputs are driven simultaneously with V

IN = 0.354 V rms. Out-

put is monitored at f = 5 MHz and 30 MHz; RL = 100

Ω. In this mode, the output impedance of the disabled mux is very high (typ 10 MΩ), and the signal couples

across the package; the load impedance and the feedback network determine the crosstalk. For instance, in a closed-loop gain of +1, r OUT

10 M

Ω, in a gain of +2

(RF = RG = 549

Ω), r

OUT = 1.1 k

Ω (see Figure 14).

8AD8174 only. ENABLE pin is grounded. Mux is shutdown (i.e., SD = Logic 1), and all inputs are driven simultaneously with V

IN = 0.354 V rms. Output is moni-

tored at f = 5 MHz and 30 MHz; RL = 100

Ω. (see Figure 14). The mux output impedance in shutdown mode is the same as the disabled mux output impedance.

9For Gain Accuracy expression, refer to Equation 4.

Specifications subject to change without notice.

Table I. AD8170 Truth Table

SELECT

VOUT

IN0

IN1

Table II. AD8174 Truth Table

ENABLE

VOUT

IN0

IN1

IN2

IN3

HIGH Z, IS = 4.1 mA

HIGH Z, IS = 1.5 mA

AD8170ARZ-R7 数据表(PDF) 3 Page - Analog Devices

AD8170ARZ-R7 数据表(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

数据表下载